US6826063B2 - DC voltage converting circuit - Google Patents

DC voltage converting circuit Download PDF

Info

Publication number
US6826063B2
US6826063B2 US10/375,025 US37502503A US6826063B2 US 6826063 B2 US6826063 B2 US 6826063B2 US 37502503 A US37502503 A US 37502503A US 6826063 B2 US6826063 B2 US 6826063B2
Authority
US
United States
Prior art keywords
current
transformer
switching element
voltage
ramp wave
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime, expires
Application number
US10/375,025
Other languages
English (en)
Other versions
US20030214251A1 (en
Inventor
Tomoyuki Ichikawa
Shinji Ohta
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koito Manufacturing Co Ltd
Original Assignee
Koito Manufacturing Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Assigned to KOITO MANUFACTURING CO., LTD. reassignment KOITO MANUFACTURING CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: ICHIKAWA, TOMOYUKI, OHTA, SHINJI
Application filed by Koito Manufacturing Co Ltd filed Critical Koito Manufacturing Co Ltd
Publication of US20030214251A1 publication Critical patent/US20030214251A1/en
Application granted granted Critical
Publication of US6826063B2 publication Critical patent/US6826063B2/en
Adjusted expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
    • H05B41/00—Circuit arrangements or apparatus for igniting or operating discharge lamps
    • H05B41/14—Circuit arrangements
    • H05B41/26—Circuit arrangements in which the lamp is fed by power derived from dc by means of a converter, e.g. by high-voltage dc
    • H05B41/28—Circuit arrangements in which the lamp is fed by power derived from dc by means of a converter, e.g. by high-voltage dc using static converters
    • H05B41/288—Circuit arrangements in which the lamp is fed by power derived from dc by means of a converter, e.g. by high-voltage dc using static converters with semiconductor devices and specially adapted for lamps without preheating electrodes, e.g. for high-intensity discharge lamps, high-pressure mercury or sodium lamps or low-pressure sodium lamps
    • H05B41/2885—Static converters especially adapted therefor; Control thereof
    • H05B41/2886—Static converters especially adapted therefor; Control thereof comprising a controllable preconditioner, e.g. a booster
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M3/00—Conversion of dc power input into dc power output
    • H02M3/22—Conversion of dc power input into dc power output with intermediate conversion into ac
    • H02M3/24—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters
    • H02M3/28—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac
    • H02M3/325—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal
    • H02M3/335—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only
    • H02M3/33507—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of the output voltage or current, e.g. flyback converters
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02B—CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
    • Y02B20/00—Energy efficient lighting technologies, e.g. halogen lamps or gas discharge lamps

Definitions

  • the present invention relates to a technique for increasing a circuit efficiency and reducing a cost in a DC voltage converting circuit of a flyback type.
  • DC voltage converting circuit (a so-called DC-DC converter) for converting a DC input voltage into a desirable DC voltage
  • various configurations have been known.
  • a discharge lamp such as a metal halide lamp
  • a structure of a flyback type as a DC-DC converting circuit for converting a DC input voltage applied from a DC power source into a desirable DC voltage.
  • a semiconductor switching element is connected to the primary winding side of a transformer for conversion to carry out the ON/OFF control of the element, and a rectifier diode and a smoothing capacitor are provided on the secondary side of the transformer.
  • control is carried out in such a manner that the switching element is turned ON before energy stored in the transformer is completely discharged to the secondary side of the transformer in case of a current continuation mode (that is, the switching element is turned ON before the secondary current of the transformer reaches zero ampere).
  • the switching element is turned ON while a current flows to the diode. Consequently, the diode is brought into a backward bias state so that a power loss is generated in the reverse recovery time.
  • the total amount of the loss in the reverse recovery time of the diode is proportional to a switching frequency. In the current continuation mode, therefore, the power loss is increased when the frequency is raised.
  • the primary current of the transformer is generated when the switching element is turned ON. Consequently, a turn ON loss of the element is generated.
  • the invention has an object to cope with an increase in a switching frequency and to enhance an electric efficiency, and to prevent a cost from being increased remarkably in a DC voltage converting circuit having a flyback type structure.
  • the invention provides a DC voltage converting circuit having a flyback type structure, wherein in case of a current boundary mode in which control is carried out in such a manner that a switching element is turned ON when energy stored in a transformer is completely discharged to the secondary side of the transformer (that is, the switching element is turned ON when the secondary current of the transformer reaches zero ampere), the current of a rectifier diode reaches zero ampere and the switching element is then turned ON.
  • a switching element is turned ON when energy stored in a transformer is completely discharged to the secondary side of the transformer (that is, the switching element is turned ON when the secondary current of the transformer reaches zero ampere)
  • the current of a rectifier diode reaches zero ampere
  • the switching element is then turned ON.
  • a transformer stores energy while a switching element provided on the primary side of the transformer is set in an ON state and the energy is output from a secondary winding while the switching element is set in an OFF state, and the switching element is turned ON when the energy is completely output from the secondary wiring.
  • the switching frequency is controlled such that the duration from the time that the secondary current of the transformer reaches zero to the time that the primary current of the transformer is started to flow is caused to approximate to zero. Therefore, it is possible to implement driving control in the current boundary mode, and furthermore, it is not necessary to provide a high-speed element therefor.
  • FIG. 1 is a circuit block diagram showing an example of the structure of a discharge lamp lighting circuit
  • FIG. 2 is a circuit diagram showing an example of the structure of a DC-DC converting circuit
  • FIG. 3 is an explanatory diagram showing a current continuation mode
  • FIG. 4 is an explanatory diagram showing a current boundary mode
  • FIG. 5 is an explanatory diagram showing a current discontinuation mode
  • FIG. 6 is a diagram showing an example of the structure of a DC voltage converting circuit according to the invention.
  • FIG. 7 is a waveform diagram for explaining a circuit operation in FIG. 6,
  • FIG. 8 is a diagram showing an example of the structure of a ramp wave generating circuit
  • FIG. 9 is a waveform diagram for explaining a circuit operation in FIG. 8,
  • FIG. 10 is a circuit diagram showing an example of the structure of the ramp wave generating circuit
  • FIG. 11 is a diagram showing an example of the structure of a frequency control circuit
  • FIG. 12 is a waveform diagram for explaining a circuit operation in FIG. 11, and
  • FIG. 13 is a circuit diagram showing an example of the structure of the frequency control circuit.
  • a DC voltage converting circuit has a flyback type circuit structure including a transformer and a switching element provided on the primary side of the transformer, and the transformer stores energy while the switching element is set in an ON state and outputs the energy from a secondary winding while the switching element is set in an OFF state.
  • driving control is carried out in a current boundary mode which will be described below. Consequently, the invention is suitable for an enhancement in an electric efficiency, a decrease in the size of a circuit device and a reduction in a cost.
  • the invention can be applied to a discharge lamp lighting circuit (a lighting circuit in a discharge lamp such as a metal halide lamp to be used as a light source of a lighting unit for a vehicle, particularly, in the case in which restrictions are put on the installation space of the device including the lighting circuit), and the invention is not restricted thereto but can widely be applied to various uses such as a power circuit.
  • a discharge lamp lighting circuit a lighting circuit in a discharge lamp such as a metal halide lamp to be used as a light source of a lighting unit for a vehicle, particularly, in the case in which restrictions are put on the installation space of the device including the lighting circuit
  • the invention is not restricted thereto but can widely be applied to various uses such as a power circuit.
  • FIG. 1 shows an example of a basic structure in the case in which the DC voltage converting circuit according to the invention is applied to a discharge lamp lighting circuit.
  • a discharge lamp lighting circuit 1 comprises a DC power source 2 , a DC-DC converting circuit 3 , a DC-AC converting circuit 4 , a starting circuit 5 and a control circuit 7 .
  • the DC-DC converting circuit 3 is provided for converting a voltage upon receipt of a source voltage applied from the DC power source 2 . More specifically, the DC-DC converting circuit 3 serves to convert a DC input voltage (referred to as “Vin”) sent from the DC power source 2 into a desirable DC voltage, and has a circuit structure of a flyback type using a transformer and a switching element (which will be described below in detail).
  • Vin DC input voltage
  • the DC-AC converting circuit 4 is provided for converting the output voltage of the DC-DC converting circuit 3 into an AC voltage and then supplying the same voltage to a discharge lamp 6 through the starting circuit 5 .
  • the DC-AC converting circuit 4 includes a bridge type circuit using four semiconductor switching elements and a driving circuit thereof, and serves to reciprocally ON/OFF control two pairs of switching elements, thereby outputting an AC voltage.
  • the starting circuit (so-called starter) 5 is provided for generating a high voltage pulse signal for starting (a starting pulse) for the discharge lamp 6 , thereby starting the discharge lamp 6 .
  • the same signal is superposed on an AC voltage output from the DC-AC converting circuit 4 and is thus applied to the discharge lamp 6 .
  • the control circuit 7 serves to control a power to be applied to the discharge lamp 6 upon receipt of a detection signal for a voltage applied to the discharge lamp 6 and a current flowing to the discharge lamp 6 or a corresponding voltage and current thereto, and to control the output of the DC-DC converting circuit 3 .
  • the control circuit 7 is provided for controlling a supplied power corresponding to the state of the discharge lamp 6 upon receipt of a detection signal acquired by a detecting section 8 for detecting the output voltage and output current of the DC-DC converting circuit 3 , and serves to send a control signal to the DC-DC converting circuit 3 , thereby controlling the output voltage.
  • the control signal is sent to the DC-AC converting circuit 4 to carry out the control for polarity switching related to an alternating output.
  • the control circuit 7 also serves to raise, to a certain level, the voltage to be supplied to the discharge lamp 6 before the discharge lamp 6 is turned ON, thereby carrying out output control for reliably turning ON the discharge lamp 6 .
  • a switching control method related to the DC-DC converting circuit 3 moreover, there have been known a PWM (pulse width modulation) method and a PFM (pulse frequency modulation) method.
  • FIG. 2 shows the main part of a basic structure example 9 of a DC-DC converter of a flyback type (corresponding to a circuit section constituting a feeding system to the discharge lamp in the relationship with the DC-DC converting circuit and the following elements are provided (numerals in parentheses denote designations in FIG. 2 ).
  • terminals “Ti + ” and “Ti ⁇ ” denote input terminals and the DC input voltage “Vin” is supplied thereto, and a capacitor 14 is provided between both of the terminals.
  • “To + ” and “To ⁇ ” denote output terminals, and a positive polarity output voltage (hereinafter referred to as “Vout”) obtained after the voltage conversion is sent to a post circuit (a DC-AC converting circuit).
  • the switching element 11 is connected to a primary winding 10 p of the transformer 10 (a winding start is shown in a black circle in the drawing), and a driving signal is supplied from the control circuit 7 to the element 11 .
  • an N channel MOSFET field effect transistor
  • the switching element 11 has a drain connected to the primary winding 10 p of the transformer 10 (a terminal on the winding end side) and has a source connected to the input terminal “Ti ⁇ ”.
  • the rectifier diode 12 and the smoothing capacitor 13 are provided on the secondary side of the transformer 10 .
  • one of the ends of a secondary winding 10 s of the transformer 10 (a terminal on the winding end side) is connected to the anode of the rectifier diode 12 and the other end of the secondary winding 10 s (a terminal on the winding start side shown in a black circle in the drawing) is connected to a line coupling the terminals “Ti ⁇ ” and “To ⁇ ”.
  • the rectifier diode 12 has a cathode connected to the terminal “To + ” and one of the ends of the smoothing capacitor 13 .
  • the smoothing capacitor 13 is provided between the output terminals “To + ” and “To ⁇ ”, and a voltage on both ends of the smoothing capacitor 13 is output as Vout.
  • Ip denotes a primary current of the transformer 10 and “Is” denotes a secondary current of the transformer 10 , and “VG” denotes a signal voltage for gate driving of the FET (which corresponds to a control voltage supplied from the control circuit 7 ).
  • FIGS. 3 to 5 schematically show respective waveforms in order of VG, Ip and Is from a top.
  • control is carried out in such a manner that the switching element 11 is turned ON before the energy stored in the transformer 10 is completely discharged to the secondary side of the transformer 10 .
  • Ip and Is are not zero ampere at the time of a rising start of VG.
  • control is carried out in such a manner that the switching element 11 is turned ON when the energy stored in the transformer 10 is completely discharged to the secondary side of the transformer 10 .
  • the switching element 11 is turned ON when the secondary current Is of the transformer reaches zero ampere, and both Ip and Is reach zero ampere at the time of the rising start of VG.
  • control is carried out in such a manner that the switching element 11 is turned ON after a discontinuation period since the energy stored in the transformer 10 is completely discharged to the secondary side of the transformer 10 .
  • the switching element 11 is turned ON after a certain time since the secondary current Is of the transformer 10 reaches zero ampere.
  • the “discontinuation period” indicates a duration from a time that the secondary current Is of the transformer 10 reaches zero ampere to a time that the primary current Ip of the transformer 10 is started to rise.
  • the switching element 11 is turned ON while a current flows to the diode 12 in the current continuation mode so that the diode 12 is brought into a backward bias state. Consequently, a power loss is generated in the reverse recovery time.
  • the current boundary mode or the current discontinuation mode the current of the rectifier diode 12 reaches zero ampere and the switching element 11 is then turned ON. Therefore, the power loss is not generated in the reverse recovery time.
  • the total amount of the loss in the reverse recovery time of the diode 12 is proportional to a switching frequency (corresponding to the frequency of the control signal of the switching element 11 ). In the current continuation mode, consequently, the power loss is increased when the frequency is raised.
  • the DC-DC converter of a flyback type is to be driven at a high switching frequency of several hundreds kHz or more, accordingly, the highest electric efficiency can be obtained by an operation in the current boundary mode.
  • a switching frequency control circuit is required.
  • FIG. 6 shows a structure example 15 of a DC voltage converting circuit according to the invention, schematically illustrating the main parts of a DC-DC converting section and a control section.
  • a PWM control method (a method for changing the duty cycle of a control pulse) is employed, and furthermore, a PFM control method (a method of changing the frequency of the control pulse) can also be employed.
  • the transformer 10 is not essentially different from the structure shown in FIG. 2 in that the ends of the primary winding 10 p and the secondary winding 10 s (the terminal on the winding end side of 10 p and the terminal on the winding start side of 10 s ) are connected to the drain of the N channel FET.
  • VDS indicates a drain—source voltage of the FET to be the switching element 11
  • VGS indicates a gate—source voltage of the FET
  • Vs indicates a secondary voltage of the transformer 10 .
  • Control means 16 controls the switching element 11 to be turned ON again when the energy stored in the transformer 10 for the ON period of the switching element 11 is completely output from the secondary winding 10 s for the OFF period of the switching element 11 . More specifically, the control means 16 is provided for implementing the control in the current boundary mode and comprises the following components (numerals in parentheses indicate designations).
  • Arithmetic control section ( 18 )
  • the output detecting section 17 is provided for detecting the output voltage or the output current of the transformer 10 .
  • the output detecting section 17 is set to be a voltage detecting section for detecting the output voltage of the transformer 10 which serves to detect a voltage “Vout” output from the secondary winding 10 s of the transformer 10 through a rectifying and smoothing circuit (the diode 12 , the capacitor 13 ), and a voltage detected by using a voltage dividing resistor is sent to the negative input terminal (inverted input terminal) of an error amplifier 21 in a second stage, for example.
  • the error amplifier 21 constitutes the arithmetic control section 18 together with a PWM comparator 22 in the second stage and is provided for controlling the power of a discharge lamp (load).
  • a predetermined reference voltage “VREF” (indicated by the mark of a voltage source in the drawing) is supplied to the positive input terminal of the error amplifier 21 . More specifically, a difference between the detected voltage sent from the output detecting section 17 and VREF is obtained and an error signal (a control voltage) is supplied to the positive input terminal of the PWM comparator 22 (a comparing section).
  • a ramp wave (or a sawtooth wave) is supplied from the ramp wave generating section 20 which will be described below to the negative input terminal of the PWM comparator 22 , and a rectangular wave-shaped pulse signal (a PWM pulse) based on a level comparison of a signal of the ramp wave and an error signal sent from the error amplifier 21 is output and is sent to the control terminal of the switching element 11 (a gate in the FET) through a buffer 23 .
  • the pulse signal is also sent to (a frequency control circuit of) the ramp wave generating section 20 which will be described below.
  • the arithmetic control section 18 including the error amplifier 21 is provided for sending a control signal to the switching element 11 upon receipt of a detection signal sent from the output detecting section 17 and a ramp wave transmitted from the ramp wave generating section 20 .
  • the timing detecting section 19 serves to detect a timing in which the secondary current Is of the transformer 10 reaches 0 A. In other words, in the current boundary mode, it is necessary to control the switching element 11 to be turned ON when the energy stored in the transformer 10 is completely discharged to the secondary side. For this reason, a discharge end time related to the secondary current Is will be detected.
  • the FET is used as the switching element 11 . Therefore, a discharge end timing (in which Is reaches zero) related to the secondary current based on the waveform of the drain—source voltage VDS is detected. It is also possible to detect the timing based on Vs described above. However, the level of Vs generates positive and negative voltages for a GND (ground) potential.
  • limiters for the positive and negative voltages are required in relation to a signal input to a control section in the second stage.
  • a structure is slightly complicated.
  • the level of VDS always generates a positive voltage for the GND potential. Therefore, only the limiter for a voltage in a forward direction is enough so that the structure can be simplified.
  • the ramp wave generating section (in the example, the PWM ramp wave generating section) 20 generates a ramp wave upon receipt of a signal sent from the timing detecting section 19 , and furthermore, changes the frequency of the ramp wave in response to a duration from a time that the secondary current of the transformer 10 reaches zero to a time that the primary current of the transformer 10 is started to flow (corresponding to the length of the discontinuation period) (in other words, a switching frequency is changed by controlling the frequency of the ramp wave in order to shorten the discontinuation period).
  • the ramp wave generating section 20 is constituted by a frequency control circuit 24 and a ramp wave generating circuit 25 .
  • the frequency control circuit 24 generates a signal for controlling the frequency of a ramp wave based on a control signal sent from the timing detecting section 19 and a control signal (a PWM pulse) sent from the PWM comparator 22 , and sends the same signal to the ramp wave generating circuit 25 in the second stage.
  • the ramp wave generating circuit 25 serves to generate a ramp wave having a frequency controlled variably in response to the control signal sent from the frequency control circuit 24 and to send the ramp wave to (the negative input terminal of) the PWM comparator 22 .
  • a feedback loop for power control is formed.
  • duty control is carried out (the duty cycle of a PWM pulse is changed), and the output signal (PWM pulse) of the PVVM comparator 22 is sent to the switching element 11 through the buffer 23 , thereby driving the same element 11 .
  • the frequency of the ramp wave is controlled based on the detection signal of the timing detecting section 19 and the PWM pulse so that a switching operation is carried out in the current boundary mode.
  • FIG. 7 is a waveform diagram for explaining the operation, and each mark shown in the drawing has the following meaning.
  • Vramp a signal level indicative of a ramp wave generated by the ramp wave generating circuit 25 .
  • STT a signal indicative of an H (high) level for the discontinuation period and representing a temporal error amount for the current boundary mode (the discontinuation period is zero).
  • VGS VDS
  • Ip Ip
  • Is Is
  • each time indicated as t 1 to t 4 has the following meaning.
  • t 4 a time Spwm first rises after t 3 .
  • An error period “Te” between t 3 and t 4 is equivalent to the discontinuation period.
  • Verr is set to be constant for convenience of the description, and the level Vramp of the ramp wave is started to be gradually raised with a constant inclination at the time t 1 and Spwm and VGS also fall at the time t 2 that Vramp is coincident with Verr.
  • the secondary current Is rises at the time t 2 to have a certain value and is then decreased witn the passage of time, and reaches zero at the time t 3 .
  • VDS rises at the time t 2 and then falls at the time t 3 , and does not reach zero immediately but converges through a damping oscillation.
  • the length of the error period Te is not zero. For this reason, the current discontinuation mode is set. If the frequency of the PWM ramp wave is changed such that the length of the error period approximates to zero, a switching operation can be finally carried out in such a state that the same period is zero, that is, in the current boundary mode and the frequency control circuit 24 can carry out control therefor.
  • driving control is carried out in the current boundary mode in accordance with the method indicated by the following (1) to (4).
  • the frequency of a PWM pulse is previously initialized to have a small value such that the switching operation can be first carried out in the current discontinuation mode
  • the frequency of the ramp wave is not changed suddenly based on the length of the discontinuation period measured in the (2) but control is carried out to gradually increase the frequency so as to shorten the length of the discontinuation period more and more and to slowly approximate to the intended current boundary mode. Finally, a stable operation can be guaranteed in the same mode.
  • FIG. 8 shows a structure using a plurality of current sources, a capacitor and a comparator as an example of the structure of the ramp wave generating circuit 25 .
  • I 1 and I 2 respectively serve to supply a charging current to a capacitor 26
  • the current source I 1 is set to be a constant current source and the current source I 2 is set to be a variable current source to be controlled in response to a signal sent from the frequency control circuit 24 .
  • I 1 and I 2 are provided in parallel for the current sources to be connected to the capacitor 26 , and a total current “I” which is equal to the sum of the current values of I 1 and I 2 is supplied to the capacitor 26 provided in series to the current sources through a charging path reaching the capacitor 26 .
  • a hysteresis comparator 27 is constituted by using an arithmetic amplifier 28 and has an inverted input terminal connected to a node of the capacitor 26 and the current sources I 1 and I 2 (which is indicated as a point “P” in the drawing), and a reference voltage “E” indicated by the mark of a constant voltage source is supplied to the non-inverted input terminal of the arithmetic amplifier 28 through a resistor 29 .
  • the non-inverted input terminal is grounded through a resistor 30 and is connected to the output terminal of the arithmetic amplifier 28 through a resistor 31 .
  • a PNP transistor 32 forms an emitter follower for a high speed operation.
  • the transistor 32 When the transistor 32 is ON, the discharge path of the capacitor 26 is formed and the transistor 32 has an emitter connected to the node P through a resistor 33 .
  • the base of the transistor 32 is connected to the anode of a diode 34 and the cathode of the diode 34 is connected to the output terminal of the arithmetic amplifier 28 .
  • the transistor 32 is turned ON in response to a signal output from the arithmetic amplifier 28 so that the capacitor 26 is discharged.
  • the diode 34 is provided for protecting a backward voltage applied between the base and the emitter in the PNP transistor 32 .
  • the terminal voltage of the capacitor 26 which is obtained from the node P is equivalent to Vramp described above and is sent as a ramp wave to the PWM comparator 22 .
  • FIG. 9 is a waveform diagram for explaining the operation of the ramp wave generating circuit 25 .
  • an upper drawing shows a Vramp waveform in the case in which a current value obtained by the current source I 2 is small
  • a lower drawing shows a Vramp waveform in the case in which the current value obtained by the current source I 2 is great.
  • VTH and “VTL” in the drawing indicate a threshold determined by the hysteresis comparator 27 (a constant comparison reference value), and “VTH” indicates an upper limit threshold and “VTL” indicates a lower limit threshold.
  • FIG. 10 shows a specific example of the ramp wave generating circuit 25 .
  • a current mirror circuit formed by PNP transistors 35 and 36 is used for the current source I 1 and the emitters of the transistors 35 and 36 are connected to a power terminal 37 through respective resistors.
  • the bases of the transistors 35 and 36 are connected to each other and are connected to the collector of the transistor 35 , and furthermore, are grounded through a resistor 38 and a variable resistor 39 (for setting a current value).
  • the collector of the transistor 36 is connected to the capacitor 26 and is connected to the inverted input terminal of the arithmetic amplifier 28 constituting the hysteresis comparator 27 .
  • a current mirror circuit formed by PNP transistors 40 and 41 is used for the variable current source 12 , and the emitters of the transistors 40 and 41 are connected to the power terminal 37 through respective resistors.
  • the bases of the transistors 40 and 41 are connected to each other and are connected to the collector of the transistor 40 .
  • the collector of the transistor 40 is connected through a resistor 42 to the output terminal of (an arithmetic amplifier constituting) an error amplifier which will be described below.
  • the collector of the transistor 41 is connected to the node P through a diode 43 in a forward direction.
  • the connecting relationship between the transistor 32 and the diode 34 to the arithmetic amplifier 28 is the same as that of FIG. 8 . Moreover, a reference voltage to be supplied to the non-inverted input terminal of the arithmetic amplifier 28 is obtained from the voltage dividing resistors 29 and 30 .
  • a current mirror circuit formed by PNP transistors 44 and 45 is provided in the output stage of the arithmetic amplifier 28 and the collector of the transistor 44 is connected to the output terminal of the arithmetic amplifier 28 and the cathode of the diode 34 .
  • FIG. 11 shows an example of the structure of the frequency control circuit 24 together with a part of the same circuit in order to illustrate a relation to the ramp wave generating circuit 25 (the current sources 11 and 12 , the capacitor 26 ).
  • a detection signal “S 19 ” shown in the drawing is a signal obtained by the timing detecting section 19 . More specifically, the timing detecting section 19 detects a voltage related to the switching element 11 (a voltage applied to non-control terminals, VDS in the FET) and detects a time that the secondary current of a transformer reaches zero from the voltage waveform. In the example, S 19 indicates the H level in a timing in which the secondary current Is reaches zero.
  • the signal can be obtained by detecting the trailing edge of VDS and is supplied to the clock signal input terminal (CLK) of a D flip-flop 46 .
  • a predetermined voltage is supplied to a D terminal and a preset terminal (indicated as “PR” having a bar thereabove in the drawing), and furthermore, a NOT signal (indicated as “Spwm” having a bar thereabove in the drawing) of Spwm representing a PWM pulse wave is supplied to a reset terminal (indicated as “R” having a bar thereabove in the drawing). More specifically, when Spwm rises to have the H level, the D flip-flop 46 is reset.
  • Both current sources indicated as “I 3 ” and “I 4 ” are constant current sources, and the current source I 4 is connected to the current source I 3 through a switch element 47 (indicated as a mark of a switch in the drawing).
  • the current source I 4 has a greater current value than that of the current source I 3 (when the current values of the current sources are set to be I 3 and I 4 , “I 3 ⁇ I 4 ” is set).
  • a transistor is used for the switch element 47 , for example, and an ON/OFF state thereof is defined upon receipt of a Q bar output (indicated as “Q” having a bar thereabove in the drawing) of the D flop-flop 46 . More specifically, when the Q bar output has the H level (or the Q output has the L level), the switch element 47 is turned ON.
  • a capacitor 48 has one of ends connected between the current source 13 and the switch element 47 and has the other end grounded.
  • the capacitor 48 is provided for converting, into a voltage, a temporal error amount corresponding to the length of the discontinuation period (which is an amount obtained by setting an operation in the current boundary mode to be a zero reference and is equivalent to the length of the error period).
  • the current source I 3 is used for charging the capacitor 48 and the current source I 4 is used for discharging the capacitor 48 .
  • the terminal voltage of the capacitor 48 is sent to a voltage buffer 49 .
  • the output terminal of the voltage buffer 49 is connected to one of the ends of a resistor 50 , and the other end of the resistor 50 is grounded through a capacitor 51 and is supplied to the negative input terminal of an error amplifier 52 .
  • a predetermined reference voltage “Vref” indicated as a mark of the voltage source is supplied to the positive input terminal of the error amplifier 52 , and a difference (an error) between the terminal voltage of the capacitor 51 and Vref is sent from an output terminal to the power source I 2 . More specifically, if the error is greater, the current value of the current source I 2 is increased. As a result, the frequency of the PWM ramp wave is raised.
  • I 1 , I 2 , the capacitor 26 and a control section (including the hysteresis comparator 27 ) 25 a are shown as the components of the ramp wave generating circuit 25 .
  • FIG. 12 is a waveform diagram for explaining the operation of the frequency control circuit 24 , illustrating VDS, STT, Vramp, Vc 48 and Vc 51 .
  • Vc 48 indicates the terminal voltage of the capacitor 48 and Vc 51 indicates the terminal voltage of the capacitor 51
  • levels “V 48 ” and “V 51 ” shown respectively in broken lines in the diagram indicate voltages applied during an operation in the current boundary mode.
  • STT corresponds to the Q output signal of the D flip-flop 46 .
  • the frequency of the PWM pulse is preset to be low such that the operation is carried out in the current discontinuation mode in an initial condition (an initial condition in a stationary state excluding an early stage of light-up of a discharge lamp).
  • the signal STT rises synchronously with a time of fall of VDS which is equivalent to a time that the secondary current Is of the transformer 10 reaches zero, and the Q output signal of the D flip-flop 46 is set to have the H level upon receipt of the signal STT. Then, when the PWM pulse Spwm rises (the time of the fall of a ramp wave), the D flip-flop 46 is reset so that the Q output signal is set to have the L level. In other words, this period is equivalent to the error period (Te) and a length thereof indicates a temporal error amount.
  • the switch element 47 is turned ON/OFF upon receipt of the Q bar output signal of the D flip-flop 46 . Therefore, the switch element 47 is set in the OFF state during the error period and the capacitor 48 is charged so that the voltage Vc 48 is raised. Moreover, the switch element 47 is turned ON for a period other than the error period and the capacitor 48 is discharged (I 3 ⁇ I 4 is obtained) so that the voltage Vc 48 is gradually dropped. While such an operation is repeated, the level of Vc 51 is gradually reduced. In other words, the temporal error amount converted into a voltage in the capacitor 48 is transmitted through the voltage buffer 49 to the resistor 50 and the capacitor 51 which constitute an integrating circuit and the current value of the variable current source I 2 is controlled according to a difference between Vc 51 and Vref.
  • Vc 51 reaches the voltage level V 51 during the operation in the current boundary mode to proceed to a stable operation in the same mode.
  • a period length from a time that Is reaches 0 A to a time that Ip is started to rise and the current I (I 2 in the example) to be supplied to the capacitor 26 of the ramp wave generating circuit 25 is changed correspondingly to control the PWM ramp wave and the frequency of the PWM pulse generated from the PWM ramp wave and the output of the error amplifier. Consequently, a switching operation in the current boundary mode can be implemented.
  • the frequency of the PWM ramp wave does not need to be determined at a time corresponding to the level of Vc 51 .
  • the frequency should be gradually increased to approximate to the frequency in the current boundary mode according to the result of an error operation carried out plural times and should be finally locked into a frequency in the same mode (although the current discontinuation mode is set at an early stage of the start of the operation, the switching frequency is changed in order to gradually approximate to the current boundary mode and to proceed to the same mode.
  • the frequency control circuit 24 detects a duration (a discontinuation period) from a time that the secondary current Is of the transformer 10 reaches zero to a time that the primary current of the transformer 10 is started to flow based on the detection signal S 19 sent from the timing detecting section 19 and the control signal Spwm sent to the switching element, and controls the frequency of a ramp wave by changing the inclination of the ramp wave to be increased if the period is longer.
  • a duration a discontinuation period
  • the control of a transition to the current boundary mode and driving control in the same mode should be carried out in the stable lighting state of a discharge lamp in the application to a discharge lamp lighting circuit.
  • the “stable lighting state” has the meaning of excluding an unstable state obtained immediately after the light-up of the discharge lamp and a transient state before stationary lighting is carried out. The control is not recommended in such a situation that the lighting state of the discharge lamp becomes unstable so that the discharge lamp goes out.
  • FIG. 13 shows an example of a specific structure for the frequency control circuit 24 .
  • VDS of the FET to be the switching element 11 is supplied to the base of a PNP transistor 53 of an emitter follower (a collector is grounded) through a resistor 54 and a diode 55 . Moreover, a predetermined power voltage is supplied to the emitter of the transistor 53 through a resistor 56 , and furthermore, an emitter output is supplied to the clock signal input terminal CLK of the D flip-flop 46 through a Schmitt trigger type NOT gate 57 . More specifically, when VDS is set to have the L level, the transistor 53 is turned ON so that an H level signal is supplied to the input terminal CLK of the D flip-flop 46 .
  • a limiter is formed by the transistor 53 of the emitter follower in order to drive a DC-DC converter by using a high-speed switching element.
  • a PNP transistor 58 of the emitter follower is provided for supplying an emitter output to the reset terminal of the D flip-flop 46 through a Schmitt trigger type NOT gate 59 .
  • the current source I 3 is constituted by a current mirror circuit using PNP transistors 60 and 61 , and the emitter of each of the transistors 60 and 61 is connected to a power terminal through each resistor.
  • the bases of the transistors 60 and 61 are connected to each other and are connected to the collector of the transistor 60 , and furthermore, are grounded through a resistor 62 and the capacitor 48 is connected to the collector of the transistor 61 .
  • the current source I 4 is constituted by a current mirror circuit using NPN transistors 63 and 64 , and a predetermined voltage Vref (indicated by a mark of a constant voltage source in the drawing) is supplied to the emitter of each of the transistors 63 and 64 through a resistor connected thereto.
  • the bases of the transistors 63 and 64 are connected to each other and are connected to the collector of the transistor 64 , and the same collector is connected to a power terminal through a resistor 65 .
  • the collector of the transistor 63 is connected to a node of the capacitor 48 and the transistor 61 .
  • a PNP transistor 66 is provided corresponding to the switch element 47 .
  • the transistor 66 has a base connected to the Q bar output terminal of the D flip-flop 46 through a resistor 67 and has an emitter connected to the bases of the transistors 63 and 64 .
  • a predetermined voltage Vref indicated by a mark of a constant voltage source is supplied to the collector of the transistor 66 .
  • the voltage buffer 49 has a structure of a voltage follower using an arithmetic amplifier 68 , and an integrating circuit including the resistor 50 and the capacitor 51 is provided in an output stage thereof.
  • the terminal voltage of the capacitor 51 is sent through a resistor to the inverted input terminal of an arithmetic amplifier 69 constituting the error amplifier 52 .
  • the variable current source I 2 is constituted by a current mirror circuit using the PNP transistors 40 and 41 as described above, and the output terminal of the arithmetic amplifier 69 is connected to the collector of the transistor 40 and the bases of the transistors 40 and 41 through the resistor 42 .
  • the collector of the transistor 41 is connected to the capacitor 26 through the diode 43 in a forward direction.
  • a current mirror circuit including a pair of PNP transistors 70 and 71 and a pair of NPN transistors 72 and 73 and a necessary passive element are used for the same non-inverted input terminal.
  • the driving control is started in the state in which the current discontinuation mode is initialized and the duration from the time that the secondary current Is of the transformer 10 reaches zero to the time that the primary current Ip of the transformer 10 is started to flow is detected, and the switching frequency is changed by the control means to shorten the duration.
  • an approach to the current boundary mode is gradually carried out so that stable driving control can be finally performed in the same mode.
  • the characteristic (electric efficiency) of the whole DC-DC converting circuit is not influenced by the reverse recovery time of a rectifier diode itself. Consequently, it is not necessary to use a high-speed rectifier diode. Thus, a cost can be reduced.
  • the structure is applied to the discharge lamp lighting circuit of a lighting unit for an automobile, resulting in a contribution to a reduction in the size of the device. More specifically, since an installation space is limited in use for a vehicle, a request for the reduction in the size is strict. For this reason, an increase in a frequency and an enhancement in an efficiency of the DC-DC converting circuit constituting the lighting circuit are indispensable and can be obtained by using the control method described above.
  • the switching frequency is controlled such that the duration from the time that the secondary current of the transformer reaches zero to the time that the primary current of the transformer is started to flow is caused to approximate to zero. Therefore, the driving control in the current boundary mode can be implemented to cope with an increase in the switching frequency, and furthermore, to enhance an electric efficiency. In addition, it is not necessary to use a high-speed switch element. Therefore, a cost can be prevented from being increased remarkably.
  • the control signal to be sent to the switching element by detecting the time that the secondary current of the transformer reaches zero, controlling the frequency of a ramp wave and transmitting the same ramp wave to the arithmetic control section. Consequently, it is possible to avoid a great change in a circuit structure and a control method.
  • the fourth aspect of the invention it is possible to control the frequency of the ramp wave corresponding to the duration from the time that the secondary current of the transformer reaches zero to the time that the primary current of the transformer is started to flow. Consequently, it is possible to smoothly carry out a transition to the current boundary mode.
US10/375,025 2002-03-01 2003-02-28 DC voltage converting circuit Expired - Lifetime US6826063B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JPP.2002-056022 2002-03-01
JP2002056022A JP3839737B2 (ja) 2002-03-01 2002-03-01 直流電圧変換回路

Publications (2)

Publication Number Publication Date
US20030214251A1 US20030214251A1 (en) 2003-11-20
US6826063B2 true US6826063B2 (en) 2004-11-30

Family

ID=27751005

Family Applications (1)

Application Number Title Priority Date Filing Date
US10/375,025 Expired - Lifetime US6826063B2 (en) 2002-03-01 2003-02-28 DC voltage converting circuit

Country Status (5)

Country Link
US (1) US6826063B2 (fr)
JP (1) JP3839737B2 (fr)
CN (1) CN1312833C (fr)
DE (1) DE10309189B4 (fr)
FR (1) FR2836762B1 (fr)

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060028148A1 (en) * 2004-08-05 2006-02-09 Koito Manufacturing Co., Ltd. Lighting apparatus for illumination light source
US20060043956A1 (en) * 2004-08-24 2006-03-02 International Rectifier Corporation Method and apparatus for calibrating a ramp signal
US20060055346A1 (en) * 2004-09-10 2006-03-16 Shinji Ohta Lighting apparatus for discharge lamp
WO2006047210A2 (fr) 2004-10-22 2006-05-04 Osram Sylvania Inc. Ballast comprenant un convertisseur de commutation de tension nulle
US20070216388A1 (en) * 2006-03-16 2007-09-20 Shohtaroh Sohma Switching regulator
US20090121674A1 (en) * 2007-11-08 2009-05-14 Ming-Nan Chuang Charging device with boundary mode control
US20110062870A1 (en) * 2008-05-26 2011-03-17 Panasonic Electric Works Co., Ltd. Power supply device, lamp fitting, and vehicle
CN101378197B (zh) * 2007-08-27 2011-04-20 通嘉科技股份有限公司 具边界模式控制的充电装置
US20130329470A1 (en) * 2010-12-22 2013-12-12 Stmicroelectronics S.R.I. Control device for a dc-dc converter
US9312774B2 (en) 2011-11-23 2016-04-12 Fairchild Korea Semiconductor Ltd. Switch control method, switch controller, and converter comprising the switch controller

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7034625B2 (en) * 2003-11-19 2006-04-25 Power Integrations, Inc. Method and apparatus to improve frequency stability of an integrated circuit oscillator
JP4400872B2 (ja) * 2004-07-16 2010-01-20 株式会社小糸製作所 放電灯点灯装置
JP4672458B2 (ja) * 2005-06-23 2011-04-20 ローム株式会社 自励式ｄｃ／ｄｃコンバータの駆動回路およびそれを用いた発光装置ならびに電子機器
JP2008053110A (ja) * 2006-08-25 2008-03-06 Koito Mfg Co Ltd 放電灯点灯回路
ITTO20070859A1 (it) * 2007-11-29 2009-05-30 St Microelectronics Srl Convertitore di tensione isolato con retroazione al primario, e relativo metodo di controllo della tensione di uscita
JP4949285B2 (ja) * 2008-01-31 2012-06-06 オリジン電気株式会社 プラズマ放電装置
JP5071138B2 (ja) * 2008-02-13 2012-11-14 富士電機株式会社 電流負帰還回路およびそれを用いるｄｃ−ｄｃコンバータ
JP5117980B2 (ja) * 2008-10-02 2013-01-16 パナソニック株式会社 エネルギー伝達装置およびエネルギー伝達制御用半導体装置
JP2013016855A (ja) * 2012-09-25 2013-01-24 Panasonic Corp 電源装置および灯具、車両
CN103427659A (zh) * 2013-08-22 2013-12-04 深圳桑达国际电源科技有限公司 电能转换系统、dc-dc变换器及其电压尖峰抑制电路

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5805434A (en) * 1995-01-17 1998-09-08 Vlt Corporation Control of stored magnetic energy in power converter transformers
US6208089B1 (en) 1999-03-12 2001-03-27 Koito Manufacturing Co., Ltd. Discharge-lamp lighting circuit
US6340870B1 (en) 1999-03-17 2002-01-22 Koito Manufacturing Co., Ltd. Lighting circuit for discharge lamp
US6477063B2 (en) * 2000-09-07 2002-11-05 Matsushita Electric Industrial Co., Ltd. Multi-output switching power source apparatus
US6552623B2 (en) * 2000-10-25 2003-04-22 Murata Manufacturing Co., Ltd. Self-oscillation type switching power supply unit

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3410578B2 (ja) * 1995-04-25 2003-05-26 松下電工株式会社 スイッチング電源装置
US5757626A (en) * 1996-06-21 1998-05-26 Delta Electronics Inc. Single-stage, single-switch, islolated power-supply technique with input-current shaping and fast output-voltage regulation
JP3429417B2 (ja) * 1996-11-15 2003-07-22 新電元工業株式会社 フォワ−ド型ｄｃ−ｄｃコンバ−タ
DE19732169B4 (de) * 1997-07-25 2007-10-11 Infineon Technologies Ag Vorrichtung zur Gleichspannungsversorgung
EP0993105B1 (fr) * 1998-10-07 2003-01-08 STMicroelectronics S.r.l. Contrôle du transfert de puissance au sein d'un convertisseur Flyback, par modulation de la phase OFF en fonction de la charge

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5805434A (en) * 1995-01-17 1998-09-08 Vlt Corporation Control of stored magnetic energy in power converter transformers
US6208089B1 (en) 1999-03-12 2001-03-27 Koito Manufacturing Co., Ltd. Discharge-lamp lighting circuit
US6340870B1 (en) 1999-03-17 2002-01-22 Koito Manufacturing Co., Ltd. Lighting circuit for discharge lamp
US6477063B2 (en) * 2000-09-07 2002-11-05 Matsushita Electric Industrial Co., Ltd. Multi-output switching power source apparatus
US6552623B2 (en) * 2000-10-25 2003-04-22 Murata Manufacturing Co., Ltd. Self-oscillation type switching power supply unit

Cited By (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7271544B2 (en) * 2004-08-05 2007-09-18 Koito Manufacturing Co., Ltd. Lighting apparatus for illumination light source
US20060028148A1 (en) * 2004-08-05 2006-02-09 Koito Manufacturing Co., Ltd. Lighting apparatus for illumination light source
US20060043956A1 (en) * 2004-08-24 2006-03-02 International Rectifier Corporation Method and apparatus for calibrating a ramp signal
US7573250B2 (en) * 2004-08-24 2009-08-11 International Rectifier Corporation Method and apparatus for calibrating a ramp signal
US20060055346A1 (en) * 2004-09-10 2006-03-16 Shinji Ohta Lighting apparatus for discharge lamp
US7196912B2 (en) * 2004-09-10 2007-03-27 Koito Manufacturing Co., Ltd. Lighting apparatus for discharge lamp
US20080061706A1 (en) * 2004-10-22 2008-03-13 Osram Sylvania Inc. Ballast with Zero Voltage Switching Converter
WO2006047210A2 (fr) 2004-10-22 2006-05-04 Osram Sylvania Inc. Ballast comprenant un convertisseur de commutation de tension nulle
EP1803335A4 (fr) * 2004-10-22 2013-11-20 Osram Sylvania Inc Ballast comprenant un convertisseur de commutation de tension nulle
EP1803335A2 (fr) * 2004-10-22 2007-07-04 Osram-Sylvania Inc. Ballast comprenant un convertisseur de commutation de tension nulle
WO2006047210A3 (fr) * 2004-10-22 2006-06-22 Osram Sylvania Inc Ballast comprenant un convertisseur de commutation de tension nulle
US7402956B2 (en) 2004-10-22 2008-07-22 Osram Sylvania Inc. Ballast with zero voltage switching converter
US7649346B2 (en) * 2006-03-16 2010-01-19 Ricoh Company, Ltd. Switching regulator having a normal operational mode and a light-load operational mode
JP2007252113A (ja) * 2006-03-16 2007-09-27 Ricoh Co Ltd スイッチングレギュレータ
US20070216388A1 (en) * 2006-03-16 2007-09-20 Shohtaroh Sohma Switching regulator
CN101378197B (zh) * 2007-08-27 2011-04-20 通嘉科技股份有限公司 具边界模式控制的充电装置
US7573730B2 (en) * 2007-11-08 2009-08-11 Leadtrend Technology Corp. Charging device with boundary mode control
US20090121674A1 (en) * 2007-11-08 2009-05-14 Ming-Nan Chuang Charging device with boundary mode control
US20110062870A1 (en) * 2008-05-26 2011-03-17 Panasonic Electric Works Co., Ltd. Power supply device, lamp fitting, and vehicle
US8963425B2 (en) 2008-05-26 2015-02-24 Panasonic Corporation Power supply device, lamp fitting, and vehicle
US20130329470A1 (en) * 2010-12-22 2013-12-12 Stmicroelectronics S.R.I. Control device for a dc-dc converter
US9397574B2 (en) * 2010-12-22 2016-07-19 Stmicroelectronics S.R.L. Control device for a DC-DC converter
US9312774B2 (en) 2011-11-23 2016-04-12 Fairchild Korea Semiconductor Ltd. Switch control method, switch controller, and converter comprising the switch controller

Also Published As

Publication number Publication date
FR2836762B1 (fr) 2006-12-01
FR2836762A1 (fr) 2003-09-05
DE10309189B4 (de) 2006-04-20
CN1442947A (zh) 2003-09-17
CN1312833C (zh) 2007-04-25
US20030214251A1 (en) 2003-11-20
JP3839737B2 (ja) 2006-11-01
JP2003259641A (ja) 2003-09-12
DE10309189A1 (de) 2003-12-04

Similar Documents

Publication Publication Date Title
US6826063B2 (en) DC voltage converting circuit
US10003271B2 (en) Systems and methods for constant voltage control and constant current control
US8754617B2 (en) Reverse shunt regulator
US6788556B2 (en) Switching power source device
US7224590B2 (en) Forward converter with synchronous rectifier and reverse current control
US6995991B1 (en) PWM controller for synchronous rectifier of flyback power converter
US6639811B2 (en) Switching power supply unit
JP4360326B2 (ja) 共振型スイッチング電源装置
US20160165688A1 (en) Semiconductor device and power supply device
US7212416B2 (en) Switching power supply device and switching method
US7271544B2 (en) Lighting apparatus for illumination light source
US6466462B2 (en) DC/DC converter having a control circuit to reduce losses at light loads
US7583522B2 (en) Low audible noise power supply method and controller therefor
US7075806B2 (en) DC voltage conversion circuit
JP4682763B2 (ja) Ｄｃ／ｄｃコンバータ
US7176638B2 (en) Discharge lamp lighting circuit
US20020057586A1 (en) Switching power supply circuit
US6661209B2 (en) Leading edge modulator for post regulation of multiple output voltage power supplies
KR101185284B1 (ko) Ｄｃ-ｄｃ 변환기
JP3334754B2 (ja) スイッチング電源装置
JP3789362B2 (ja) スイッチング電源装置
JP2776152B2 (ja) スイッチングレギュレ−タ
US20220255437A1 (en) Power supply control device and flyback converter
JP4109505B2 (ja) 降圧型チョッパーレギュレータ回路
JP3287039B2 (ja) スイッチング電源装置

Legal Events

Date Code Title Description
AS Assignment

Owner name: KOITO MANUFACTURING CO., LTD., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ICHIKAWA, TOMOYUKI;OHTA, SHINJI;REEL/FRAME:013831/0897

Effective date: 20030225

STCF Information on status: patent grant

Free format text: PATENTED CASE

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12