US6795051B2 - Driving circuit of liquid crystal display and liquid crystal display driven by the same circuit - Google Patents

Driving circuit of liquid crystal display and liquid crystal display driven by the same circuit Download PDF

Info

Publication number
US6795051B2
US6795051B2 US09/861,650 US86165001A US6795051B2 US 6795051 B2 US6795051 B2 US 6795051B2 US 86165001 A US86165001 A US 86165001A US 6795051 B2 US6795051 B2 US 6795051B2
Authority
US
United States
Prior art keywords
analog
digital
liquid crystal
bus lines
crystal display
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime, expires
Application number
US09/861,650
Other languages
English (en)
Other versions
US20010043187A1 (en
Inventor
Naoyasu Ikeda
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Gold Charm Ltd
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Assigned to NEC CORPORATION reassignment NEC CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: IKEDA, NAOYASU
Publication of US20010043187A1 publication Critical patent/US20010043187A1/en
Application granted granted Critical
Publication of US6795051B2 publication Critical patent/US6795051B2/en
Assigned to GOLD CHARM LIMITED reassignment GOLD CHARM LIMITED ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: NEC CORPORATION
Adjusted expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3648—Control of matrices with row and column drivers using an active matrix
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3685—Details of drivers for data electrodes
    • G09G3/3688—Details of drivers for data electrodes suitable for active matrices only
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264—Details of driving circuits
    • G09G2310/0297—Special arrangements with multiplexing or demultiplexing of display data in the drivers for data electrodes, in a pre-processing circuitry delivering display data to said drivers or in the matrix panel, e.g. multiplexing plural data signals to one D/A converter or demultiplexing the D/A converter output to multiple columns
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/02—Details of power systems and of start or stop of display operation
    • G09G2330/021—Power management, e.g. power saving
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
    • G09G5/39—Control of the bit-mapped memory
    • G09G5/395—Arrangements specially adapted for transferring the contents of the bit-mapped memory to the screen

Definitions

  • the present invention relates to a driving circuit of a liquid crystal display (LCD) and a liquid crystal display driven by the same circuit, and more particularly to a driving circuit of a liquid crystal display for displaying images by liquid crystal pixels arranged in a matrix shape and a liquid crystal display driven by the same driving circuit.
  • LCD liquid crystal display
  • the conventional data driver IC for driving a liquid crystal display includes one having the structure shown in FIG. 9 .
  • the data driver IC 510 shown in FIG. 9 is used for an LCD of a simple matrix format with no active component disposed on a matrix-shaped liquid crystal pixel portion, which aims to reduce power consumption, by reading out image data from a frame memory 520 for image data integrated in an IC chip.
  • This data driver IC 510 comprises one hundred sixty data latches 530 and the same number of data latches 540 for respectively latching image data of the predetermined number of bits (for example, 160 ⁇ 240 ⁇ 2 bits) from the frame memory 520 , according to a signal from the logic controller 570 , one hundred and sixty decoders 550 for decoding the image data from the data latches 540 , and one hundred and sixty liquid crystal driving circuits 560 for supplying the image data from the decoders 550 to one hundred sixty data bus lines.
  • the frame memory 520 includes a RAM having the capacity of storing 160 ⁇ 240 ⁇ 2 bits, corresponding to a display for the space including two hundred and forty gate bus lines and one hundred and sixty data bus lines.
  • image data is first converted into serial data so to be transferred to the data driver IC, in order to decrease the number of connection cables connecting the frame memory to the data driver IC, and then expanded into parallel data again by this data driver IC.
  • This expanded portion needs speedy operation because the number of signal lines is decreased, thereby increasing the power consumption which is detrimental to the IC. Further, since the voltage is applied to the liquid crystals regardless of a change in display, the above speedy operation to transfer data is always required.
  • the simple matrix LCD adopts a method of selecting a desired voltage from a plurality of voltage sources by the decoder 550 , for displaying image tone. Therefore, there is a problem of increasing the number of the voltage sources according to an increase in the number of the image tones.
  • This data driver IC 610 is used for an LCD of active matrix format with active components disposed on the pixel portion.
  • This LCD comprises a plurality of data bus lines and gate bus lines extending in a way of mutually crossing at right angle which are disposed at least on one of the facing boards, a plurality of pixel electrodes provided on each intersection of the data bus line and gate bus line, and a plurality of active components (switching elements) for controlling signal supply to the respective pixel electrodes.
  • the data driver IC 610 which is to activate three hundred data bus lines, comprises a shift register 620 for fifty bits, a data register 630 for receiving the output of the shift register 620 and digital parallel data of six bits, a 6-bit latch circuit 640 for latching the output of the data register 630 , a level shifter 650 for receiving the output from the latch circuit 640 and sending three hundred of output to DACs, three hundred digital analog converters (DAC) 660 corresponding to the respective output from the level shifter 650 , and three hundred voltage follower circuits (buffer circuit) 670 corresponding to the respective output from the DACs 660 .
  • DAC digital analog converters
  • buffer circuit buffer circuit
  • the respective output of the voltage follower circuits 670 is supplied to three hundred data bus lines.
  • digital data of an image is converted into analog data correspondingly to the multi-tone, by the data driver IC 610 .
  • the DACs 660 and the voltage follower circuits 670 for the output stage of the data driver IC 610 may be disposed in the output stage of the data driver IC 510 of FIG. 9, thereby realizing the structure of the data driver IC capable of multi-tone display.
  • an operational amplifier is used for the voltage follower circuit 670 , in consideration of the current supply capacity and the dynamic range.
  • This operational amplifier is operated by flowing the constant current (idling current) inside the circuit, regardless of presence of input signals.
  • the number of the operational amplifiers necessary for driving the LCD becomes the same as that of the data bus lines in any case. Therefore, according to an increase in the number of the data bus lines, the number of the DACs 660 and the voltage follower circuits 670 is increased, thereby increasing the total amount of the idling current and further increasing the power consumption.
  • an object of the present invention is to provide a driving circuit capable of driving a liquid crystal display at lower power consumption than that of the conventional one, and a liquid crystal display driven by the same driving circuit.
  • a driving circuit for driving a liquid crystal display provided with a first board having a plurality of gate bus lines and data bus lines mutually crossing at right angle and a plurality of pixel electrodes connected and disposed in a matrix shape through switching elements in respective intersections of the gate bus lines and the data bus lines, a second board provided in a way of facing the pixel electrodes of the first board, and liquid crystal cells held between the first board and the second board, the driving circuit comprises
  • a frame memory which stores image data
  • a digital-analog converter which converts digital data from the frame memory into analog signal
  • a buffer circuit which performs current amplification on output of the digital-analog converter
  • a controller which controls the frame memory, the digital-analog converter, and outward circuits, in reply to a logic signal from outward, in which
  • the total number of the digital-analog converters and the buffer circuits within the driving circuit for use in driving the liquid crystal display is less than the number of the respective data bus lines.
  • the total number of the digital analog converters and buffer circuits provided within the driving circuit can be lessened much more than the number of the data bus lines, thereby decreasing the total idling current flowing through the buffer circuits and hence decreasing the power consumption.
  • the image data stored in the frame memory is supplied to the digital-analog converter without being converted from parallel to serial.
  • the frame memory, the digital-analog converter, the buffer circuit, and the controller are formed on the same wafer.
  • the frame memory, the digital analog converters, the buffer circuits, and the control circuit can be formed in the same wafer, thereby making the driving circuit in compact and extremely decreasing the parasitic capacity caused by the wiring between each circuit. Therefore, it can decrease the total power consumption of the driving circuit.
  • the image data stored in the frame memory is supplied to the digital-analog converter without being converted from parallel to serial, and the frame memory, the digital-analog converter, the buffer circuit, and the controller are formed on the same wafer.
  • a liquid crystal display provided with a first board having a plurality of gate bus lines and data bus lines mutually crossing at right angle and a plurality of pixel electrodes connected and disposed in a matrix shape through switching elements in respective intersections of the gate bus lines and the data bus lines, a second board provided in a way of facing the pixel electrodes of the first board, and liquid crystal cells held between the first board and the second board, the liquid crystal display comprises
  • a driving circuit having a frame memory which stores image data, a digital-analog converter which converts digital data from the frame memory into analog signal, a buffer circuit which performs current amplification on output of the digital-analog converter, and a controller which controls the frame memory, the digital-analog converter, and outward circuits, in reply to a logic signal from outward, in which
  • the total number of the digital-analog converters and the buffer circuits within the driving circuit for use in driving the liquid crystal display is less than the number of the respective data bus lines.
  • the image data stored in the frame memory of the driving circuit is supplied to the digital-analog converter without being converted from parallel to serial.
  • the frame memory, the digital-analog converter, the buffer circuit, and the controller of the driving circuit are formed on the same wafer.
  • the image data stored in the frame memory of the driving circuit is supplied to the digital-analog converter without being converted from parallel to serial, and the frame memory, the digital-analog converter, the buffer circuit, and the controller of the driving circuit are formed on the same wafer.
  • the liquid crystal display further comprises a first shift register for driving the gate bus line, a second shift register for driving the data bus line, and a plurality of analog switches respectively connected to the data bus lines.
  • the liquid crystal display of the present invention can obtain preferable liquid crystal display operation by sequentially supplying the output of the driving circuit to the data bus lines in a timesharing way, through analog switch groups connected to the second shift register.
  • output of the first shift register is connected to the respective gate bus lines, and control terminals of the analog switches, in every bundle of m pieces (m is the natural number), are connected to output of the second shift register, and the first and second shift registers are respectively controlled by a signal from the controller and output of the buffer circuit is connected to the analog switches.
  • the first shift register, the second shift register, and the analog switches are formed by a polysilicon thin film field-effect transistor at least on one of the first board and the second board.
  • the first shift register, the second shift register, and the analog switches are formed on at least one of the first board and the second board, by polysilicon thin film field-effect transistors.
  • the liquid crystal display can be downsized, and the outward circuit can be reduced in size by forming a part of the circuit on the board, for example, on the glass board, thereby decreasing the cost of the liquid crystal display.
  • the first shift register, the second shift register, and the analog switches are formed by a polysilicon thin film field-effect transistor at least on one of the first board and the second board, output of the first shift register is connected to the gate bus lines, and control terminals of the analog switches, in every bundle of m pieces (m is the natural number), are connected to output of the second shift register, and the first and second shift registers are respectively controlled by a signal from the controller, and output of the buffer circuit is connected to the analog switches.
  • FIG. 1 is a block diagram showing the whole structure of a driving circuit and a liquid crystal display according to one embodiment of the present invention
  • FIG. 2 is a block diagram showing the detailed structure of FIG. 1;
  • FIG. 3 is a timing chart showing each signal on the side of the first shift register according to the embodiment.
  • FIG. 4 is a timing chart showing each signal mainly on the side of the second shift register according to the embodiment.
  • FIG. 5 is a block diagram showing the whole structure of a liquid crystal display and the driving circuit in a concrete example of the present invention
  • FIG. 6 is a timing chart showing each signal on the side of the first shift register according to the concrete example
  • FIG. 7 is a timing chart showing each signal mainly on the side of the second shift register according to the concrete example.
  • FIG. 8 is a view showing the changing state of the voltage in the data bus line and the pixel electrode at a driving time, according to the concrete example
  • FIG. 9 is a block diagram showing a data driver IC driving the conventional liquid crystal display.
  • FIG. 10 is a block diagram showing another conventional data driver IC.
  • FIG. 1 is a block diagram showing the whole structure of a driving circuit and a liquid crystal display driven by this driving circuit according to one embodiment of the present invention.
  • the reference numeral 10 designates a driving circuit (data driver IC).
  • This driving circuit 10 includes a frame memory 20 , a DAC 30 , a buffer circuit (voltage follower circuit) 40 , and a logic controller 50 . These components are formed in the same wafer, and the driving circuit 10 is formed in compact as a single IC chip.
  • the frame memory 20 stores parallel image data transferred from the outside and supplies this image data to the DAC 30 , without converting the parallel data into serial.
  • the DAC 30 is to convert the digital data (image data) supplied from the frame memory 20 into analog voltage (signal), and this embodiment is provided with m pieces of the DACs (m is the natural number).
  • the buffer circuit 40 is to perform current amplification on the analog voltage from the DAC 30 (voltage amplification rate, first time) and supply it to a data bus line 130 through an analog switch 110 , and it is provided for the number of m corresponding to the respective DACs 30 .
  • the logic controller 50 In reply to a control signal (logic signal) entered from the outside, the logic controller 50 respectively controls the frame memory 20 and the DACs 30 within the driving circuit 10 , and circuits (outward circuits) on the side of a liquid crystal panel 60 .
  • V 1 to Vm m analog voltages (V 1 to Vm) are simultaneously supplied from the driving circuit 10 to the outward.
  • a plurality of control signals (GST, GCLK, DST, DCLK) are supplied from the logic controller 50 .
  • the reference numeral 60 of FIG. 1 indicates a liquid crystal panel (liquid crystal display) provided on a board.
  • the liquid crystal display 60 comprises a first shift register 90 for driving a gate bus line, a second shift register 100 for driving a data bus line, an analog switch 110 , and a display unit 200 .
  • the first shift register 90 is formed in k stages and the second shift register 100 is formed in n stages.
  • the display unit 200 has liquid crystal cells, k ⁇ m ⁇ n dots.
  • the analog switch 110 is divided into n blocks respectively consisting of m pieces of analog switches. The m pieces of analog switches 110 in every block are all turned on in reply to driving signals DOUT supplied from the corresponding stages of the second shift register 100 .
  • k and n are the natural number like m.
  • liquid crystals are charged between facing first board 70 and second board 80 , and data bus lines and gate bus lines extending in a way of mutually crossing at right angle, a plurality of pixel electrodes connected to each intersection of the both bus lines, and a plurality of switching elements for controlling supply of signals to the respective pixel electrodes are disposed on at least one of the boards 70 and 80 .
  • the respective switching elements are formed by polysilicon thin film field-effect transistor (hereinafter, referred to as a polysilicon TFT).
  • the first shift register 90 is formed on the first board 70 by using a polysilicon TFT, in order to drive the gate bus lines and the second shift register 100 is formed on the first board 70 by using a polysilicon TFT, in order to drive the analog switches 110 .
  • the analog switch 110 selectively supplies analog voltage (write voltage) output from the buffer circuit 40 to the data bus line.
  • FIG. 2 is a block diagram showing the detailed structure shown in FIG. 1 .
  • the display unit 200 has a plurality of gate bus lines 120 and data bus lines 130 respectively extending in a matrix shape on the board. Each intersection of the bus lines 120 and 130 has a pixel electrode (electrode capacity) 140 having two electrodes and a TFT 150 whose gate electrode is connected to the gate bus line 120 , drain electrode is connected to the data bus line 130 , and source electrode is connected to the pixel electrode 140 , so as to apply a driving voltage on liquid crystals.
  • pixel electrode electrode capacity
  • a common electrode 160 is further connected to the pixel electrode 140 .
  • the TFT 150 supplies the voltage applied on the data bus line 130 , to the pixel electrode 140 .
  • the GST and GCLK in FIG. 2 respectively indicate a start pulse for starting the operation of the first shift register 90 and a clock signal for defining its operation speed
  • the DST and DCLK respectively indicate a start pulse for starting the operation of the second shift register 100 and a clock signal for defining its operation speed
  • the GOUT 1 to GOUTk respectively indicate select signals to be supplied from the respective stages 91 to 9 k of the first shift register 90
  • the DOUT 1 to DOUTn respectively indicate driving signals to be supplied from the respective stages 100 - 1 to 100 - n of the second shift register 100 .
  • the respective gate bus lines 120 are connected to the respective select signals GOUT 2 to GOUTk as well as the select signal GOUT 1
  • the respective data bus lines 130 are connected to the output of the respective analog switches 110 , and the respective intersections are provided with the respective pixel electrodes 140 and TFTs 150 .
  • FIG. 3 shows a timing chart of each signal on the side of the first shift register 90
  • FIG. 4 shows a timing chart of each signal mainly on the side of the second shift register 100 .
  • a start pulse GST from the logic controller 50 of the driving circuit 10 (FIG. 1) is supplied to the first shift register 90 , a clock signal GCLK starts to supply.
  • the select signal GOUT 1 is supplied from the first stage of the first shift register 91 to the first gate bus line 120 , and the TFTs 150 connected to this gate bus line 120 are all turned on (selected).
  • the select signal GOUT 1 goes down in synchronization with the rising edge of the second clock signal GCLK.
  • the select signal GOUT 2 of the same pulse width is supplied from the second stage of the first shift register 92 to the next gate bus line 120 , and similarly the TFTs 150 connected to this gate bus line 120 are all selected.
  • the select signals GOUT 3 to GOUTk are respectively supplied to the corresponding gate bus lines 120 from the third stage 93 to the k-th stage of the first shift register 90 .
  • the select signal GOUTk is supplied and first writing is finished. Thereafter, a start pulse GST rises up again at a predetermined timing and the output of the select signals GOUT 1 to GOUTk will be repeated.
  • each output period of the first shift register 90 is defined as T 1 .
  • T 1 when the select signal GOUT 1 is supplied, the respective TFTs 150 connected to the corresponding gate bus line 120 are all turned on.
  • the driving signal DOUT 1 of the output period T 2 is supplied from the first stage 100 - 1 of the second shift register 100 in synchronization with the clock signal DCLK supplied in response to the first start pulse GST in FIG. 3 .
  • the driving signal DOUT 1 is supplied to m pieces of analog switches 110 in the first block, and m pieces of analog switches 110 in this block are all turned on (selected).
  • the analog voltages V 1 to Vm from the buffer circuit 40 are supplied to m pieces of data bus lines 130 , through the respective analog switches 110 of the first block in reply to the driving signal DOUT 1 .
  • the analog voltages V 1 to Vm applied on the respective data bus lines 130 are supplied to the respective pixel electrodes 140 through the TFTs 150 so to activate the liquid crystals.
  • the driving signals DOUT 2 to DOUTn are sequentially supplied from the second stage 100 - 2 to the n-th stage 100 - n of the second shift register 100 .
  • the driving signal DOUT 2 turns on all the analog switches 110 in the second block, and the analog voltages V 1 to Vm are supplied to the corresponding data bus lines 130 through the respective analog switches 110 .
  • the first writing into all the pixel electrodes 140 in the display unit 200 will be finished by repeating the same processing as for the GOUT 2 , . . . , GOUTk.
  • the driving circuit 10 comprises the frame memory 20 for storing image data, the DACs 30 for converting the digital data from the frame memory 20 into analog signals, the buffer circuits 40 for performing current amplification on the output of the DACs 30 and supplying the same, and the logic controller 50 (controlling circuit) for controlling the frame memory 20 , the DACs 30 , and the circuits on the side of the liquid crystal panel 60 (outward circuits) in reply to a logic signal from outward.
  • the image data stored in the frame memory 20 is supplied to the DACs 30 without converting the data from parallel to serial, and the total number of the DACs 30 and the buffer circuits 40 within the driving circuit 10 used in driving the liquid crystal display 60 is less than the number of the data bus lines 130 .
  • the embodiment is designed in that the total number of the buffer circuits 40 and the DACs 30 in the output stage which occupies a large amount of the whole power consumption of the driving circuit 10 is much less than the number of the data bus lines 130 and that the voltage writing is performed by sequential connection to the respective data bus lines 130 in a timesharing way, it is possible to decrease the total of the idling current flowing in the buffer circuits 40 , so to reduce the total power consumption, and decrease the power consumption in the liquid crystal display 60 of active matrix type.
  • the present invention is not restricted to this example. Namely, a circuit performing the same operation may be formed on the first board 70 by a single crystal silicon, or separately, an IC performing the same operation may be respectively connected to a gate bus line and a data bus line. Even this structure can perform the same operation without losing the quality of low power consumption, that is the characteristic of the present invention.
  • the buffer circuit may be interposed between the frame memory 20 and the DAC 30 connectively, once the image data is temporarily stored in this buffer circuit, and then the buffer circuit may supply the data to the DAC 30 . Also in this case, the same effect as mentioned above can be obtained.
  • FIG. 5 is a block diagram showing the case of adopting the present invention to an active matrix typed LCD of 160 ⁇ 120 ⁇ 3 (RGB) dots, in which the reference numeral 60 indicates a liquid crystal panel (liquid crystal display) arranged on a glass board.
  • the reference numeral 60 indicates a liquid crystal panel (liquid crystal display) arranged on a glass board.
  • the driving circuit 10 for driving the liquid crystal display 60 comprises a frame memory 250 having the capacity, at least 120 ⁇ 160 ⁇ 3 ⁇ 6 bits, for storing the image data, and six DACS 270 for converting the digital data from the frame memory 250 into analog voltage.
  • the driving circuit 10 further comprises a logic controller 260 for respectively controlling the frame memory 250 , the DACs 270 , shift registers 220 and 240 , six buffer circuits (voltage follower circuits) 280 working as a current amplifier when supplying the analog voltages from the DACs 270 to data bus lines 190 through the analog switches SW, and a DC-DC converter 290 for generating the on-voltage of a gate.
  • the display unit 400 in the liquid crystal display 60 includes a plurality of gate bus lines 180 and data bus lines 190 extending in a matrix shape.
  • a pixel electrode (electrode capacity) 201 having two electrodes formed through liquid crystal and a TFT 210 for supplying analog voltage applied on the data bus lines 190 when the gate bus line 180 is selected, to the electrode capacity 201 , are provided in each intersection of the gate bus line 180 and the data bus line 190 .
  • first shift register 220 consisting of one hundred and sixty stages for sequentially selecting one hundred and sixty gate bus lines 180 , analog switches SW 1 to SW 360 consisting of three hundred and sixty (120 ⁇ 3) totally, sixty sets for every six blocks, and a second shift register 240 consisting of sixty stages (360/6) for respectively giving driving signals to the respective blocks of the analog switches.
  • FIG. 6 shows a timing chart of each signal on the side of the first shift register 220
  • FIG. 7 shows a timing chart of each signal mainly on the side of the second shift register 240 .
  • the frame frequency of the display is defined as 40 Hz
  • a polysilicon TFT in which the mobility of n-ch is 40 (cm2/V ⁇ s) and the mobility of p-ch is 20 (cm2/V ⁇ s) is used for a transistor on the glass board.
  • the select signals GOUT 1 , GOUT 2 , . . . , GOUT 160 will be sequentially supplied from the respective stages of the first shift register 220 in synchronization with the clock signal GCLK of the frequency 156 ⁇ s.
  • the output from the second shift register 240 (driving signals) is sequentially supplied in the order of DOUT 1 , DOUT 2 , . . . , DOUT 59 at a frequency of 2.6 ⁇ s, and DOUT 60 in synchronization with the clock signal DCLK, as illustrated in FIG. 7 . Therefore, the respective driving signals DOUT supplied in turn at a predetermined timing turn on all the analog switches consisting of six switches in every block.
  • the analog switches SW 1 to SW 6 in the block connected by the DOUT 1 are energized, so to supply the output (analog voltages V 1 to V 6 ) from the buffer circuit 280 to the respective data bus lines 190 sequentially extending in the direction of row.
  • the analog switches SW 7 to SW 12 in the block connected by the DOUT 2 are energized, so to supply the output from the buffer circuit 280 to the data bus lines 190 .
  • the analog switches SW 8 to SW 360 connected by the output through the DOUT 60 of the second shift register 240 are sequentially turned on in every block consisting of six, and the analog voltages V 1 to V 6 are sequentially supplied to the corresponding data bus lines 190 consisting of six through every block.
  • the analog voltages V 1 to V 6 are sequentially supplied to the corresponding data bus lines 190 consisting of six through every block.
  • three hundred and sixty data bus lines 190 are all activated.
  • FIG. 8 is a timing chart showing the relationship between the time and the voltage of each electrode on the side of the TFT 210 in the pixel electrodes 201 with the analog voltage applied there.
  • the frame memory 250 , the DACs 270 , the buffer circuits 280 , and the logic controller 260 are formed in compact, integrally into a single IC chip, and the parasitic capacity of wiring between the respective circuits is extremely decreased, compared with the case of forming the above separately in the respective chips. Therefore, power consumption caused by this can be reduced.
  • the driving circuit of the liquid crystal display of the present invention and the liquid crystal display driven by the same circuit are not restricted to the structure of the above embodiments, but variously modified and changed driving circuit of the liquid crystal display and the liquid crystal display driven by the same circuit may be included in the scope of the present invention.
  • the present invention can obtain a driving circuit capable of driving a liquid crystal display and a liquid crystal display driven by the same driving circuit at lower power consumption than that of the conventional one.

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Liquid Crystal Display Device Control (AREA)
  • Liquid Crystal (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
US09/861,650 2000-05-22 2001-05-22 Driving circuit of liquid crystal display and liquid crystal display driven by the same circuit Expired - Lifetime US6795051B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2000149243A JP2001331152A (ja) 2000-05-22 2000-05-22 液晶表示装置の駆動回路及び該回路で駆動される液晶表示装置
JP2000-149243 2000-05-22

Publications (2)

Publication Number Publication Date
US20010043187A1 US20010043187A1 (en) 2001-11-22
US6795051B2 true US6795051B2 (en) 2004-09-21

Family

ID=18655130

Family Applications (1)

Application Number Title Priority Date Filing Date
US09/861,650 Expired - Lifetime US6795051B2 (en) 2000-05-22 2001-05-22 Driving circuit of liquid crystal display and liquid crystal display driven by the same circuit

Country Status (3)

Country Link
US (1) US6795051B2 (ja)
JP (1) JP2001331152A (ja)
KR (1) KR100430451B1 (ja)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030071778A1 (en) * 2001-10-13 2003-04-17 Lg. Philips Lcd Co., Ltd. Data driving apparatus and method for liquid crystal display
US20030085865A1 (en) * 2001-11-03 2003-05-08 Lg.Philips Lcd Co., Ltd. Data driving apparatus and method for liquid crystal display
US20040196244A1 (en) * 2003-04-04 2004-10-07 Jiing Lin Display system and driving method thereof
US20040196246A1 (en) * 2002-12-20 2004-10-07 Seiko Epson Corporation Driver for driving a liquid crystal display and method of driving the same
US20060077139A1 (en) * 2004-10-08 2006-04-13 Oh-Kyong Kwon Data driver and light emitting display using the same

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6967639B2 (en) * 2001-09-26 2005-11-22 International Business Machines Corporation Image display device, scan line drive circuit and driver circuit for display device
US7116738B1 (en) * 2001-10-12 2006-10-03 Cisco Technology, Inc. Data synchronization apparatus and method
KR100488969B1 (ko) * 2002-07-16 2005-05-11 현대모비스 주식회사 디지털 아날로그변환기에 의하여 제어되는 박막트랜지스터 액정표시장치
TWI289821B (en) * 2003-02-10 2007-11-11 Himax Tech Ltd Data driver for liquid crystal display panel
KR100547450B1 (ko) * 2003-06-23 2006-01-31 신코엠 주식회사 디스플레이 패널 구동용 메모리 장치 및 그 구동방법
JP2005156766A (ja) * 2003-11-25 2005-06-16 Nec Corp 表示システムおよびそれを用いた電子機器
KR100598739B1 (ko) 2003-12-11 2006-07-10 엘지.필립스 엘시디 주식회사 액정표시장치
JP4275588B2 (ja) * 2004-07-26 2009-06-10 シャープ株式会社 液晶表示装置
KR100611508B1 (ko) 2005-01-31 2006-08-11 삼성전자주식회사 채널을 분리하여 출력하는 디스플레이 구동 회로,디스플레이 구동 방법 및 전류 샘플/홀드 회로
CN101303490B (zh) * 2007-05-09 2010-05-26 群康科技(深圳)有限公司 液晶显示器及其公共电压调整方法
JP5100312B2 (ja) * 2007-10-31 2012-12-19 ルネサスエレクトロニクス株式会社 液晶表示装置及びｌｃｄドライバ
CN113593492B (zh) * 2021-07-15 2022-10-04 Tcl华星光电技术有限公司 显示面板的驱动系统及显示面板的驱动方法

Citations (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4346333A (en) * 1979-10-29 1982-08-24 Tektronix, Inc. Position control circuit for a digital oscilloscope
US5648791A (en) * 1991-04-26 1997-07-15 Matsushita Electric Industrial Co., Ltd. Liquid crystal display control system including storage means and D/A converters
JPH1021332A (ja) 1996-07-03 1998-01-23 Tamura Electric Works Ltd 非線形正規化方法
JPH1140929A (ja) 1997-07-18 1999-02-12 Hitachi Chem Co Ltd 回路板
US6157358A (en) * 1997-08-19 2000-12-05 Sony Corporation Liquid crystal display
US6281870B1 (en) * 1996-02-27 2001-08-28 Sony Corporation Active matrix display device with peripherally-disposed driving circuits
US20020030648A1 (en) * 1998-05-19 2002-03-14 Akira Yamamoto Liquid crystal display device
US6373478B1 (en) * 1999-03-26 2002-04-16 Rockwell Collins, Inc. Liquid crystal display driver supporting a large number of gray-scale values
US6392630B1 (en) * 2000-02-23 2002-05-21 Chi Mei Optoelectronics Corp. Compensation circuit for a liquid crystal display
US6437768B1 (en) * 1997-04-23 2002-08-20 Sharp Kabushiki Kaisha Data signal line driving circuit and image display apparatus
US20030006955A1 (en) * 2000-11-10 2003-01-09 Hiroshi Tsuchi Data line drive circuit for panel display
US6542139B1 (en) * 1999-10-08 2003-04-01 Oki Electric Industry Co., Ltd. Matrix type display apparatus
US20030122757A1 (en) * 2001-12-31 2003-07-03 Bu Lin-Kai Apparatus and method for gamma correction in a liquid crystal display

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05204339A (ja) * 1992-01-27 1993-08-13 Hitachi Ltd 液晶駆動装置
KR100202171B1 (ko) * 1996-09-16 1999-06-15 구본준 엘씨디 패널 구동 회로
KR19990040929A (ko) * 1997-11-20 1999-06-15 구본준 엘씨디 구동장치

Patent Citations (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4346333A (en) * 1979-10-29 1982-08-24 Tektronix, Inc. Position control circuit for a digital oscilloscope
US5648791A (en) * 1991-04-26 1997-07-15 Matsushita Electric Industrial Co., Ltd. Liquid crystal display control system including storage means and D/A converters
US6281870B1 (en) * 1996-02-27 2001-08-28 Sony Corporation Active matrix display device with peripherally-disposed driving circuits
JPH1021332A (ja) 1996-07-03 1998-01-23 Tamura Electric Works Ltd 非線形正規化方法
US6437768B1 (en) * 1997-04-23 2002-08-20 Sharp Kabushiki Kaisha Data signal line driving circuit and image display apparatus
JPH1140929A (ja) 1997-07-18 1999-02-12 Hitachi Chem Co Ltd 回路板
US6157358A (en) * 1997-08-19 2000-12-05 Sony Corporation Liquid crystal display
US20020030648A1 (en) * 1998-05-19 2002-03-14 Akira Yamamoto Liquid crystal display device
US6373478B1 (en) * 1999-03-26 2002-04-16 Rockwell Collins, Inc. Liquid crystal display driver supporting a large number of gray-scale values
US6542139B1 (en) * 1999-10-08 2003-04-01 Oki Electric Industry Co., Ltd. Matrix type display apparatus
US6392630B1 (en) * 2000-02-23 2002-05-21 Chi Mei Optoelectronics Corp. Compensation circuit for a liquid crystal display
US20030006955A1 (en) * 2000-11-10 2003-01-09 Hiroshi Tsuchi Data line drive circuit for panel display
US20030122757A1 (en) * 2001-12-31 2003-07-03 Bu Lin-Kai Apparatus and method for gamma correction in a liquid crystal display

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030071778A1 (en) * 2001-10-13 2003-04-17 Lg. Philips Lcd Co., Ltd. Data driving apparatus and method for liquid crystal display
US20070035506A1 (en) * 2001-10-13 2007-02-15 Lg.Philips Lcd Co., Ltd. Data driving apparatus and method for liquid crystal display
US7180499B2 (en) * 2001-10-13 2007-02-20 Lg. Philips Lcd Co., Ltd. Data driving apparatus and method for liquid crystal display
US7916110B2 (en) 2001-10-13 2011-03-29 Lg Display Co., Ltd. Data driving apparatus and method for liquid crystal display
US20030085865A1 (en) * 2001-11-03 2003-05-08 Lg.Philips Lcd Co., Ltd. Data driving apparatus and method for liquid crystal display
US7382344B2 (en) * 2001-11-03 2008-06-03 Lg.Philips Lcd Co., Ltd. Data driving apparatus and method for liquid crystal display
US20040196246A1 (en) * 2002-12-20 2004-10-07 Seiko Epson Corporation Driver for driving a liquid crystal display and method of driving the same
US7164407B2 (en) * 2002-12-20 2007-01-16 Seiko Epson Corporation Driver for driving a liquid crystal display and method of driving the same
US20040196244A1 (en) * 2003-04-04 2004-10-07 Jiing Lin Display system and driving method thereof
US20060077139A1 (en) * 2004-10-08 2006-04-13 Oh-Kyong Kwon Data driver and light emitting display using the same

Also Published As

Publication number Publication date
US20010043187A1 (en) 2001-11-22
KR20020003276A (ko) 2002-01-12
JP2001331152A (ja) 2001-11-30
KR100430451B1 (ko) 2004-05-10

Similar Documents

Publication Publication Date Title
US6795051B2 (en) Driving circuit of liquid crystal display and liquid crystal display driven by the same circuit
KR100426913B1 (ko) 표시 장치, 화상 제어 반도체 장치, 및 표시 장치의 구동방법
USRE39366E1 (en) Liquid crystal driver and liquid crystal display device using the same
US7463234B2 (en) Liquid crystal display and data latch circuit
KR101126487B1 (ko) 액정표시장치의 데이터 구동 장치 및 방법
US8368672B2 (en) Source driver, electro-optical device, and electronic instrument
US7911434B2 (en) Level converter circuit, display device and portable terminal device
US7446745B2 (en) Display driver, display device, and driver method
US6518708B2 (en) Data signal line driving circuit and image display device including the same
KR101236484B1 (ko) 표시장치 및 휴대단말
US8477126B2 (en) Display driver and display driving method
KR100946008B1 (ko) 표시 장치 및 그 구동 방법과 휴대 단말 장치
US20070236435A1 (en) Driver circuit, display apparatus, and method of driving the same
JPH1152931A (ja) アクティブマトリクス型画像表示装置
US6873321B2 (en) Display device with two-level image representation
US20070159439A1 (en) Liquid crystal display
KR100774895B1 (ko) 액정 표시 장치
US7038650B2 (en) Display device
JP2007219091A (ja) 駆動回路、電気光学装置及び電子機器
JPH08272339A (ja) 液晶表示装置
KR100583317B1 (ko) 액정표시장치의 구동장치 및 구동방법
US7355578B2 (en) Semiconductor integrated circuit device having ROM decoder for converting digital signal to analog signal
KR20030095424A (ko) 액정패널, 그를 이용한 액정표시장치, 그리고 그액정표시장치의 구동 방법
KR100236257B1 (ko) 화상 표시 장치 및 주사 회로
JP2009058977A (ja) 液晶表示装置

Legal Events

Date Code Title Description
AS Assignment

Owner name: NEC CORPORATION, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:IKEDA, NAOYASU;REEL/FRAME:011835/0263

Effective date: 20010510

STCF Information on status: patent grant

Free format text: PATENTED CASE

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

AS Assignment

Owner name: GOLD CHARM LIMITED, SAMOA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NEC CORPORATION;REEL/FRAME:030019/0037

Effective date: 20121130

FPAY Fee payment

Year of fee payment: 12