US6017146A - Error correction device - Google Patents
Error correction device Download PDFInfo
- Publication number
- US6017146A US6017146A US08/654,859 US65485996A US6017146A US 6017146 A US6017146 A US 6017146A US 65485996 A US65485996 A US 65485996A US 6017146 A US6017146 A US 6017146A
- Authority
- US
- United States
- Prior art keywords
- demodulated data
- error correction
- circuit
- reliability information
- information bits
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04H—BROADCAST COMMUNICATION
- H04H40/00—Arrangements specially adapted for receiving broadcast information
- H04H40/18—Arrangements characterised by circuits or components specially adapted for receiving
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04H—BROADCAST COMMUNICATION
- H04H2201/00—Aspects of broadcast communication
- H04H2201/10—Aspects of broadcast communication characterised by the type of broadcast system
- H04H2201/13—Aspects of broadcast communication characterised by the type of broadcast system radio data system/radio broadcast data system [RDS/RBDS]
Definitions
- the present invention relates to an error correction device for performing error correction of a received signal having an error correcting code (parity), such as a radio data system (RDS) broadcasting signal or FM multiplex broadcasting signal.
- parity such as a radio data system (RDS) broadcasting signal or FM multiplex broadcasting signal.
- RDS radio data system
- the received signal In the receiving of a broadcasting signal, the received signal generally has noise due to interference, such as fading, occurring in a transmission. Consequently, when the received signal is demodulated to digital data by a demodulating circuit, bits of the demodulated digital data cannot always correctly be judged to be zero or one. In a conventional RDS receiver or FM multiplex receiver, therefore, errors in data demodulated by the demodulating circuit are corrected to improve correctness of the data.
- a conventional demodulating circuit judges the bit to be zero when the level is below one.
- the error correctability of an error correcting circuit covers the number and positions of such erroneous bits, the errors are completely corrected. However, if the number and positions are beyond the range of error correctability, the error correction becomes impossible.
- the error correcting circuit of an RDS receiver can correct five erroneous bits when the interval of the erroneous bits is five bits or less, but cannot even correct two erroneous bits when the interval becomes more than five bits. This is because this error correction circuit is designed for correcting a burst error which includes consecutive error bits.
- the purpose of the invention is to improve the error correctability by using a reliability information bit.
- all possible patterns of demodulated data are generated based on the reliability information bit indicating the correctness of the demodulated data.
- An error correcting circuit carries out error correction for all patterns of demodulated data. Therefore, even when errors in the demodulated data are beyond its error correctability, they can be perfectly corrected.
- the distance between signals of a result of the error correction and the demodulated data is measured.
- a minimum value of the measured intersignal distance is determined.
- a pattern of data derived from the minimum value of the intersignal distance is used as a final result of the error correction, obtaining more accurately corrected data.
- the reliability information bit indicating the correctness of the demodulated data
- the number of the reliability information bits having a predetermined level is counted by a bit number judging circuit.
- the error correcting circuit carries out error correction for all patterns of demodulated data . Therefore, even when errors in the demodulated data are beyond its error correctability, they can be perfectly corrected.
- usual error correction is carried out. Therefore, when the demodulated data are too inaccurate, miscorrection of errors which arises from using the reliability information bit is prevented.
- FIG. 1 shows a block diagram of a structure according to a preferred embodiment of the present invention.
- FIG. 2 represents the operation of a demodulating circuit according to a preferred embodiment of the present invention.
- FIG. 3 represents various patterns of data according to a preferred embodiment of the present invention.
- FIG. 4 shows the principle of measuring the distance between signals according to a preferred embodiment of the present invention.
- FIG. 1 shows a block diagram of a structure according to a preferred embodiment of the present invention. Error correction of an RDS signal is exemplified. A data block of the RDS signal is totally composed of 26 bits including an error correction bit.
- a demodulating circuit 1 demodulates a received RDS signal, and outputs a block of a pattern of demodulated data and a block of reliability information bits T indicating correctness of each corresponding bit in the pattern of demodulated data.
- a first shift register 4, operated in a 26 bit configuration takes a block of the pattern of demodulated data via a switch 2, and repeats the shift operation of the taken pattern of demodulated data plural times.
- a second shift register 5, operated in a 26 bit configuration takes 26 reliability information bits, corresponding to a block of the pattern of demodulated data, via a switch 3, and repeats the shift operation of the taken 26 reliability information bits plural times.
- a synchronism reproducing circuit 6 generates a synchronized timing signal based on the demodulated data.
- An error correction control circuit 7 controls error correction.
- a bit number judging circuit 8 judges the number of reliability information bits of Level 1 which have been supplied to the second shift register 5.
- An AND gate 9 controls the passing of reliability information bits outputted from the second shift register 5 according to an enable signal EN outputted from the error correction control circuit 7.
- An EXOR gate 10 makes an exclusive logical sum of output signals of the first shift register 4 and AND gate 9.
- An error correcting circuit 11 corrects errors in data inputted from the EXOR gate 10.
- a signal distance measuring circuit 12 determines an intersignal distance, the distance between a result of the error correction in the error correcting circuit 11 and the demodulated data supplied from the first shift register 4, based on the reliability information bits supplied from the second shift register.
- the intersignal distance of data whose errors have successfully been corrected is inputted to a minimum value judging circuit 14 via the AND gate 13.
- the minimum value judging circuit 14 judges a minimum value of the inputted intersignal distances.
- the switches 2 and 3 are switched by switching signals SW1 and SW2 supplied from the error correction control circuit 7.
- the shift registers 4 and 5 synchronously carry out the shift operation in response to the same clock signal supplied from the error correction control circuit 7.
- the error correction control circuit 7 has a loop counter 21 for counting the number of cycles of the shift operation carried out by the shift registers 4 and 5, an order counter for counting the number of reliability information bits of Level 1 outputted from the second shift register 5 during one cycle, and an identifying circuit 22 for identifying whether the number n of bits judged by the bit number judging circuit 8 is larger than a reference value N.
- the reference value N is set at 2 or 4 bits by an external control signal A.
- the minimum value judging circuit 14 compares an intersignal distance m inputted via the AND gate 13 with a reference value M. Only when the inputted intersignal distance m is smaller than the reference value M, is it judged as to whether the intersignal distance m is smaller than a minimum value already stored. When the newly inputted intersignal distance m is smaller, the minimum value is replaced with it.
- a correction OK/NG signal indicating success in error correction in the error correcting circuit 11 is inputted to the AND gate 13 connected to the input terminal of the minimum value judging circuit 14.
- the intersignal distance of a pattern of demodulated data whose errors have successfully been corrected is only inputted to the minimum value judging circuit 14. Alternatively, only the intersignal distance of a pattern of demodulated data whose errors have successfully been corrected may be measured.
- the demodulating circuit 1 compares the level of a received analog signal with a first threshold level V0. When the level of the received signal is equal to the first threshold level V0 or higher, a demodulated data of Level 1 is outputted. When the level is lower than the first threshold level V0, a demodulated data of Level 0 is outputted. In addition, the demodulating circuit 1 compares the level of the received signal with second and third threshold levels VH and VL in order to detect correctness of the demodulated data. When the level of the received signal is higher than the second threshold level VH, or lower than the third threshold level VL, a reliability information bit of Level 0 is outputted.
- a reliability information bit of Level 1 is outputted. Accordingly, when the correctness of the demodulated data is higher, the reliability information bit becomes Level 0, whereas, when the correctness is lower, it becomes level 1.
- a pattern of the original data of the received signals is DD
- a pattern of demodulated data D0 and a series T0 of reliability information bits corresponding to the pattern of demodulated data D0 are outputted from the demodulating circuit 1, as shown in FIG. 3.
- the error correction control circuit 7 makes both the switching signals SW1 and SW2 Level 1.
- the switches 2 and 3 in FIG. 1 are turned up.
- a block composed of 26 bits of the pattern of demodulated data and another block of the 26 reliability information bits are supplied to the first and second shift registers 4 and 5, respectively.
- the error correction control circuit 7 causes the switching signals SW1 and SW2 to become Level 0.
- the switches 2 and 3 in FIG. 1 are turned down so that outputs of the first and second shift registers 4 and 5 are fed back to themselves, respectively.
- the supplied blocks of data can be cyclically shifted.
- the bit number judging circuit 8 judges the number n of reliability information bits at Level 1 out of all the reliability information bits supplied to the second shift register 5.
- the number n of the reliability information bits of Level 1 is supplied to the error correction control circuit 7, and it is identified whether the number n is larger than the reference value N.
- usual error correction without using the reliability information bit called “error correction by hard decision” hereinafter
- the error correction using the reliability information bit is carried out.
- the error correction judging circuit 7 generates control signal hard/soft, so that the next section is informed whether the error correction is carried out by the hard or soft decision.
- a corresponding demodulated data can be either 1 or 0. Therefore, when the error correction by soft decision is carried out, all the possible patterns of demodulated data are generated, and the error correction is carried out for all possible combinations of the patterns of demodulated data
- the twelfth and twentieth bits out of the 26 bits of demodulated data are Level 0, and have corresponding reliability information bits of Level 1.
- the possible bit pattern of these two bits are "00", "10", "01” and "11”.
- All possible patterns of the demodulated data are four patterns of D1 to D4 shown in FIG. 3. The error correction by soft decision is successively carried out for the four patterns.
- the bit number judging circuit 8 judges the number of reliability information bits as n, the number of all possible combinations is 2 n .
- the error correction circuit 11 repeatedly carries out processing 2 n times. Therefore, the first and second shift registers need to perform the cyclic shift operation 2 n times.
- the number of the repeated cyclic shift operations is counted by the loop counter 21 in the error correction control circuit 7.
- the order counter 20 in the error correction control circuit 7 counts the number of reliability information bits at Level 1 existing in one cycle.
- the error correction control circuit 7 controls the enable signal EN supplied to the AND gate 9 according to the contents of the loop counter 21 and order counter 20.
- the second shift register 5 In the first cycle, during which the count of the loop counter is zero, the second shift register 5 outputs the twelfth reliability information bit of Level 1, and then the content of the order counter becomes one.
- the error correction control circuit 7 makes the enable signal Level 0.
- the reliability information bit of Level 1 is not permitted to pass through the AND gate 9.
- the output of the AND gate 9 remains zero.
- the EXOR gate 10 outputs the original demodulated data 0.
- the count of the order counter becomes two.
- the error correction control circuit 7 makes the enable signal EN Level 0.
- Both the outputs of the AND gate 9 and EXOR gate 10 becomes zero, and the first shift register 4 outputs the original demodulated data 0, as described before.
- the second shift register 5 When the second shift register 5 outputs a signal of Level 0, the output of the AND gate 9 is always zero.
- the EXOR gate 10 unchangedly outputs the demodulated data outputted from the first shift register 4.
- the pattern of data D1 identical to the original demodulated data shown by (d) in FIG. 3 is inputted to the error correcting circuit 11 in the first cycle of the shift operation. Error correction is carried out for the pattern of data.
- the content of the loop counter 21 becomes "1".
- the second shift register 5 outputs the twelfth bit of "1"
- the content of the order counter 20 becomes “1”.
- the error correction control circuit 7 makes the enable signal EN Level 1. Consequently, the output of the AND gate 9 becomes “1”, and then the demodulated data 0 outputted from the first shift register 4 is inverted to one by the EXOR gate 10.
- the error correction control circuit 7 makes the enable signal EN Level 0.
- the demodulated data 0 is directly outputted from the EXOR gate 10.
- the data pattern D2 shown by (e) in FIG. 3 is inputted to the error correcting circuit 11.
- the enable signal EN is made Level 0.
- the enable signal EN is made Level 1. Therefore, the data pattern D3 shown in FIG. 3, which has the twelfth bit of "0" and the twentieth bit of "1", is outputted from the EXOR gate 10.
- the enable signal EN is made level 1. Therefore, the pattern of data D4 shown in FIG. 3, which has the twelfth bit of "1” and the twentieth bit of "1", is outputted from the EXOR gate 10.
- Such four types of pattern of data D1, D2, D3 and D4 are successively inputted to the error correcting circuit 11, and error correction is successively carried out for the inputted patterns of data.
- the correction OK/NG signal becomes "1"
- the error correction fails it becomes "0”.
- the error correction succeeds for only one of plural patterns of data the result of the error correction is used as a final one. If the error correction succeeds for two or more patterns of data, further data processing is carried out, as follows:
- the error-corrected data, and the demodulated data from the first shift register 4 and corresponding reliability information bits from the second shift register are inputted to the signal distance measuring circuit 12.
- the intersignal distance, distance between the error-corrected data and demodulated data for each bit, is calculated on a principle shown in FIG. 4.
- the intersignal distances for all bits in a data block are summed up to determined the intersignal distance of a pattern of data. Only the intersignal distance of a pattern of successfully error-corrected data is supplied to the minimum value judging circuit 14 via the AND gate 13. A minimum value is judged by the method described before.
- the error correction control circuit 7 stores a value contained in the loop counter 21, which corresponds to a minimum intersignal distance. The value is set in the loop counter 21 again.
- the pattern of data whose intersignal distance is minimum is generated again, and supplied to the error correcting circuit 11. A result of the error correction for this pattern of data supplied to the next section as a final one.
- the error correction for the patterns of data D2, D3 and D4 succeeds, obtaining results DC1, DC2 and DC3 shown in FIG. 3, respectively.
- the intersignal distances for the patterns of data are determined according to FIG. 4. They are 10, 9 and 10, respectively.
- the minimum value judging circuit 14 chooses 9 as a minimum value, and the result DC2 of the error correction for the pattern of data D3 corresponding to the minimum value 9 is employed as a final one.
- the error correction is carried out twice for a pattern of data, whose intersignal distance is minimum, in the above described preferred embodiment.
- results of the error correction for the respective patterns of data are stored in a buffer memory during the error correction operation.
- a result of the error correction of a pattern of data whose intersignal distance is minimum may be read out from the buffer memory.
- the error correction control circuit 7 When the minimum value judging circuit 14 judges all intersignal distances of patterns of data to be larger than the reference value M, an initial value is left as the minimum value.
- the error correction control circuit 7 outputs an error correction NG signal indicating that the error correction fails, to the next section, so that the next section does not employ the outputted result of the error correction.
- the error correction by hard decision is described hereinafter. This is performed when the number n of bits counted by the bit number judging circuit 8 is larger than the reference value N.
- the number n of bits larger than the reference value N shows that the demodulated data are very unreliable.
- the error correction by soft decision is carried out under such conditions, errors can be very probably miscorrected. Instead, this causes the number of error corrections to increase.
- the error correction by hard decision is carried out under the conditions that the number n of bits is larger than the reference value N.
- the error correction control circuit 7 In the error correction by hard decision, the error correction control circuit 7 always outputs the enable signal EN of Level 0. The output of the AND gate is always zero. Consequently, the output of the first shift register 4 passes directly through the EXOR gate 10. In the error correction by hard decision, only the demodulated data outputted from the demodulating circuit 1 are inputted to the error correcting circuit 11. No other patterns of demodulated data are generated. The result of this error correction is supplied to the next section as a final one.
Landscapes
- Engineering & Computer Science (AREA)
- Signal Processing (AREA)
- Physics & Mathematics (AREA)
- Probability & Statistics with Applications (AREA)
- Theoretical Computer Science (AREA)
- Detection And Prevention Of Errors In Transmission (AREA)
- Error Detection And Correction (AREA)
Abstract
Description
Claims (9)
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP7-134515 | 1995-05-31 | ||
JP7-134514 | 1995-05-31 | ||
JP13451495A JP3263567B2 (en) | 1995-05-31 | 1995-05-31 | Error correction device |
JP13451595A JP3263568B2 (en) | 1995-05-31 | 1995-05-31 | Error correction device |
Publications (1)
Publication Number | Publication Date |
---|---|
US6017146A true US6017146A (en) | 2000-01-25 |
Family
ID=26468616
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/654,859 Expired - Lifetime US6017146A (en) | 1995-05-31 | 1996-05-29 | Error correction device |
Country Status (4)
Country | Link |
---|---|
US (1) | US6017146A (en) |
EP (1) | EP0746112B1 (en) |
KR (1) | KR100439368B1 (en) |
DE (1) | DE69632223T2 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100080326A1 (en) * | 2008-09-30 | 2010-04-01 | Silicon Laboratories Inc. | Rds/rbds decoder with reliable values |
US20110271164A1 (en) * | 2008-12-30 | 2011-11-03 | Indilinx Co., Ltd. | Memory controller and memory management method |
US20130173984A1 (en) * | 2011-12-30 | 2013-07-04 | Infinera Corporation | Forward error correction (fec) convergence by controlling reliability levels of decoded words in a soft fec decoder |
US9934093B2 (en) | 2016-01-19 | 2018-04-03 | Fujitsu Limited | Control device, method of controlling a storage device, and storage system |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7864893B2 (en) | 2007-07-25 | 2011-01-04 | Silicon Laboratories, Inc. | Decoder with soft decision combining |
US8213546B2 (en) | 2007-11-13 | 2012-07-03 | Silicon Laboratories Inc. | System and method for decoding RDS/RBDS data |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4519080A (en) * | 1982-10-29 | 1985-05-21 | Communications Satellite Corporation | Analog threshold decoder |
US4763331A (en) * | 1985-12-11 | 1988-08-09 | Nippon Telegraph And Telephone Corporation | Method for decoding error correcting block codes |
DE3827310A1 (en) * | 1987-08-12 | 1989-03-02 | Pioneer Electronic Corp | BROADCASTING DATA SYSTEM (RDS) RECEIVER AND METHOD OF CONTROLLING SUCH A RECEIVER |
EP0345986A2 (en) * | 1988-06-06 | 1989-12-13 | Digital Equipment Corporation | Improved data demodulation system |
DE4234603A1 (en) * | 1992-10-14 | 1994-04-21 | Blaupunkt Werke Gmbh | RDS demodulator and error-corrector - delays received signals, demodulates and corrects errors according to threshold cross-over of demodulated signals |
US5432822A (en) * | 1993-03-12 | 1995-07-11 | Hughes Aircraft Company | Error correcting decoder and decoding method employing reliability based erasure decision-making in cellular communication system |
-
1996
- 1996-05-29 US US08/654,859 patent/US6017146A/en not_active Expired - Lifetime
- 1996-05-30 KR KR1019960018730A patent/KR100439368B1/en not_active IP Right Cessation
- 1996-05-31 DE DE69632223T patent/DE69632223T2/en not_active Expired - Lifetime
- 1996-05-31 EP EP96303977A patent/EP0746112B1/en not_active Expired - Lifetime
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4519080A (en) * | 1982-10-29 | 1985-05-21 | Communications Satellite Corporation | Analog threshold decoder |
US4763331A (en) * | 1985-12-11 | 1988-08-09 | Nippon Telegraph And Telephone Corporation | Method for decoding error correcting block codes |
DE3827310A1 (en) * | 1987-08-12 | 1989-03-02 | Pioneer Electronic Corp | BROADCASTING DATA SYSTEM (RDS) RECEIVER AND METHOD OF CONTROLLING SUCH A RECEIVER |
EP0345986A2 (en) * | 1988-06-06 | 1989-12-13 | Digital Equipment Corporation | Improved data demodulation system |
DE4234603A1 (en) * | 1992-10-14 | 1994-04-21 | Blaupunkt Werke Gmbh | RDS demodulator and error-corrector - delays received signals, demodulates and corrects errors according to threshold cross-over of demodulated signals |
US5432822A (en) * | 1993-03-12 | 1995-07-11 | Hughes Aircraft Company | Error correcting decoder and decoding method employing reliability based erasure decision-making in cellular communication system |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100080326A1 (en) * | 2008-09-30 | 2010-04-01 | Silicon Laboratories Inc. | Rds/rbds decoder with reliable values |
US8126091B2 (en) * | 2008-09-30 | 2012-02-28 | Silicon Laboratories Inc. | RDS/RBDS decoder with reliable values |
US20110271164A1 (en) * | 2008-12-30 | 2011-11-03 | Indilinx Co., Ltd. | Memory controller and memory management method |
US8738987B2 (en) * | 2008-12-30 | 2014-05-27 | Ocz Storage Solutions, Inc. | Memory controller and memory management method |
US20130173984A1 (en) * | 2011-12-30 | 2013-07-04 | Infinera Corporation | Forward error correction (fec) convergence by controlling reliability levels of decoded words in a soft fec decoder |
US8645788B2 (en) * | 2011-12-30 | 2014-02-04 | Infinera Corporation | Forward error correction (FEC) convergence by controlling reliability levels of decoded words in a soft FEC decoder |
US9934093B2 (en) | 2016-01-19 | 2018-04-03 | Fujitsu Limited | Control device, method of controlling a storage device, and storage system |
Also Published As
Publication number | Publication date |
---|---|
EP0746112B1 (en) | 2004-04-21 |
DE69632223T2 (en) | 2005-04-14 |
KR960043553A (en) | 1996-12-23 |
KR100439368B1 (en) | 2004-10-14 |
EP0746112A3 (en) | 1999-01-20 |
EP0746112A2 (en) | 1996-12-04 |
DE69632223D1 (en) | 2004-05-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5276691A (en) | Method for the control of receiver synchronization in a mobile phone | |
US4821270A (en) | Method for decoding data transmitted along a data channel and an apparatus for executing the method | |
JPH084233B2 (en) | Error correction code decoding device | |
US7257169B2 (en) | Deserializer | |
US4641326A (en) | Counter circuit operable in synchronism with frame or digital data signal | |
JPS6068787A (en) | Framing code detecting circuit | |
US6017146A (en) | Error correction device | |
EP0265080B1 (en) | Device for detecting bit phase difference | |
US4003020A (en) | Digital signal transmission | |
US4521886A (en) | Quasi-soft decision decoder for convolutional self-orthogonal codes | |
JP3725868B2 (en) | Receiving machine | |
EP0817503A1 (en) | Decoding apparatus and decoding method | |
JP3263567B2 (en) | Error correction device | |
JPH08249822A (en) | Sync detection method and sync detection circuit | |
KR100262102B1 (en) | Apparatus for data reception | |
JP2738538B2 (en) | Data receiver | |
JPH10511833A (en) | Apparatus for decoding channel signal into information signal and playback apparatus comprising this apparatus | |
US4807261A (en) | Automatic channel polarity detection and correction arrangement and method | |
JP3263568B2 (en) | Error correction device | |
KR100219495B1 (en) | Sync. protection circuit of error correction code in a dvd | |
JPS6160618B2 (en) | ||
JPS638676B2 (en) | ||
JP2566939B2 (en) | Transmission equipment | |
JP2656345B2 (en) | Digital signal transmission equipment | |
JP2751673B2 (en) | Bit error rate measurement equipment for digital communication systems |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SANYO ELECTRIC CO., LTD., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MASUMOTO, TAKAHIKO;YAMASHITA, SYUGO;KIMURA, KAZUHIRO;AND OTHERS;REEL/FRAME:008025/0258 Effective date: 19960520 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SANYO ELECTRIC CO., LTD.;REEL/FRAME:026594/0385 Effective date: 20110101 |
|
AS | Assignment |
Owner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONA Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT #12/577882 PREVIOUSLY RECORDED ON REEL 026594 FRAME 0385. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT;ASSIGNOR:SANYO ELECTRIC CO., LTD;REEL/FRAME:032836/0342 Effective date: 20110101 |
|
AS | Assignment |
Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, NEW YORK Free format text: SECURITY INTEREST;ASSIGNOR:SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC;REEL/FRAME:038620/0087 Effective date: 20160415 |
|
AS | Assignment |
Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AG Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC;REEL/FRAME:039853/0001 Effective date: 20160415 Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT, NEW YORK Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC;REEL/FRAME:039853/0001 Effective date: 20160415 |
|
AS | Assignment |
Owner name: FAIRCHILD SEMICONDUCTOR CORPORATION, ARIZONA Free format text: RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087;ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:064070/0001 Effective date: 20230622 Owner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONA Free format text: RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087;ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:064070/0001 Effective date: 20230622 |