US5814894A - Semiconductor device, production method thereof, and tape carrier for semiconductor device used for producing the semiconductor device - Google Patents

Semiconductor device, production method thereof, and tape carrier for semiconductor device used for producing the semiconductor device Download PDF

Info

Publication number
US5814894A
US5814894A US08/627,996 US62799696A US5814894A US 5814894 A US5814894 A US 5814894A US 62799696 A US62799696 A US 62799696A US 5814894 A US5814894 A US 5814894A
Authority
US
United States
Prior art keywords
semiconductor device
heat
auxiliary wiring
wiring plate
semiconductor chip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
US08/627,996
Inventor
Kazumasa Igarashi
Megumu Nagasawa
Satoshi Tanigawa
Hideyuki Usui
Nobuhiko Yoshio
Hisataka Ito
Tadao Okawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nitto Denko Corp
Original Assignee
Nitto Denko Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nitto Denko Corp filed Critical Nitto Denko Corp
Assigned to NITTO DENKO CORPORATION reassignment NITTO DENKO CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: IGARASHI, KAZUMASA, ITO, HISATAKA, NAGASAWA, MEGUMU, OKAWA, TADAO, TANIGAWA, SATOSHI, USUI, HIDEYUKI, YOSHIO, NOBUHIKO
Application granted granted Critical
Publication of US5814894A publication Critical patent/US5814894A/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/29—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
    • H01L23/293—Organic, e.g. plastic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00011—Not relevant to the scope of the group, the symbol of which is combined with the symbol of this group
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01019—Potassium [K]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01046—Palladium [Pd]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1517—Multilayer substrate
    • H01L2924/15172—Fan-out arrangement of the internal vias
    • H01L2924/15174—Fan-out arrangement of the internal vias in different layers of the multilayer substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA

Definitions

  • the present invention relates to a semiconductor device of a chip scale package (hereinafter referred to as "CSP") type, and more specifically to a semiconductor device of a CSP type excellent in moistureproof reliability, a production method thereof, and a tape carrier for semiconductor device used for producing the semiconductor device.
  • CSP chip scale package
  • a semiconductor device having a structure that a semiconductor chip is loaded on the die pad of a lead frame, the semiconductor chip is connected to an inner lead by wire bonding, an outer lead is removed, and the semiconductor chip and the lead frame are encapsulated with a resin is known as a general one.
  • the semiconductor device of this type it is required to considerably widen the pitch between the lead frame and the outer lead, whereby large sizing of the package cannot be avoided, which becomes disadvantageous for high-density packaging.
  • FIG. 12 of the accompanied drawings there is a CSP-type semiconductor device shown in FIG. 12 of the accompanied drawings.
  • the semiconductor device on the surface of an insulating support plate 25' is mounted a semiconductor chip 1' in the state that the circuit-formed surface having electrodes 11' faces the insulating support plate 25' and the semiconductor chip 1' is encapsulated with a cured resin 4 having almost the same size as that of the semiconductor chip 1'.
  • the semiconductor chip 1' has electrodes 11' at the bottom thereof.
  • leading conductors 24' are formed by printing at definite positions of the surface of the insulating support plate 25' at the side of mounting the semiconductor chip 1', one end of each of the leading conductors 24' is connected to one end of a metal bump 211' and the other end of the metal bump 211' is fixed with each of the electrodes 11' of the semiconductor chip 1'. Also, the other end of each of the leading conductors 24' extends to a hole 221' formed at a definite position of the insulating support plate 25', a soft solder 222' is filled in the hole 221', and one end of the soft solder 221' is connected to the other end of the leading conductor 24'.
  • the other end of the soft solder 221' filled in the hole 221' is projected from the surface of the insulating support plate 25' at the opposite side to the semiconductor chip mounted side and the projected portion of the soft solder 221' forms a solder bump 223' to constitute an external electrode 22'. Also, by utilizing the external electrode 22', the semiconductor device is packaged with a circuit substrate for packaging.
  • the solder bumps 223' for packaging can be formed at definite positions without being restricted by the dispositions of the electrodes 11' of the semiconductor chip 1' used.
  • the interval between the external electrodes 22' each other can be sufficiently widened to improve the soldering accuracy.
  • the improvement of reliability is to solve the problem of the occurrence of defect of electroconductivity between bump and chip in the CSP-type semiconductor device. It is supposed that the occurrence of the defect of electroconductivity is caused by the moisture absorption of the encapsulating resin.
  • the semiconductor chip is mounted on the insulating support plate in the state that the circuit-formed surface of the semiconductor chip faces the insulating support plate and the gap between the semiconductor chip and the insulating support plate is encapsulated with an encapsulating resin, whereby the circuit-formed surface and connected portions are protected.
  • the present invention has been made under such circumstances.
  • An object of the present invention is to provide a semiconductor device excellent in the moisture-proof reliability.
  • Another object of the present invention is to provide a method of producing the semiconductor device.
  • Further object of the present invention is to provide a tape carrier for semiconductor device used for the production of the semiconductor device.
  • a semiconductor device wherein a semiconductor chip equipped with at least one electrode is mounted on the surface of an auxiliary wiring plate in the state of facing the electrode side thereof, at least one leading conductor is disposed in the inside of the auxiliary wiring plate, one end of the leading conductor forms an internal electrode projecting from the surface of the auxiliary wiring plate at the semiconductor chip-mounting side, the other end of the leading conductor forms an external electrode projecting from the surface of the auxiliary wiring plate at the opposite side to the semiconductor chip-mounting side, and the internal electrode is connected to the electrode of the semiconductor chip, at least a gap between the semiconductor chip and the auxiliary wiring plate being encapsulated with a heat-welding polyimide resin layer.
  • a method of producing a semiconductor device which comprises preparing an auxiliary wiring plate, a semiconductor chip having at least one electrode, and a heat-welding polyimide film; the auxiliary wiring plate being for mounting thereon the semiconductor chip and having the construction that at least one leading conductor is disposed in the inside thereof, one end of the leading conductor forms an internal electrode projecting from the surface of the auxiliary wiring plate at the side for mounting the semiconductor chip, and the other end of the leading conductor forms an external wiring electrode projecting from the surface of the auxiliary wiring plate at the opposite side to the side of mounting the semiconductor chip; mounting the semiconductor chip on the auxiliary wiring plate in the state of the electrode side thereof being the lower side via the heat-welding polyimide film; melting the heat-welding polyimide film by press-contacting the auxiliary wiring plate and the semiconductor chip each other while heating in the state, and curing the resin to form a heat-welding polyimide resin layer, whereby the gap between the auxiliary wiring plate and the
  • a method of producing a semiconductor device which comprises preparing an auxiliary wiring plate and a semiconductor chip equipped with at least one electrode, the auxiliary wiring plate being for mounting thereon the semiconductor chip and having the construction that at least one leading conductor is disposed in the inside thereof, one end of the leading conductor forms an internal electrode projecting from the surface of the auxiliary wiring plate at the side for mounting the semiconductor chip, the other end of the leading conductor forms an external wiring electrode projecting from the surface of the auxiliary wiring plate at the opposite side to the side of mounting the semiconductor chip, and a heat-welding polyimide film is formed on the surface thereof at the side of mounting the semiconductor chip; mounting the semiconductor chip on the heat-welding polyimide film of the auxiliary wiring plate in the state that the surface of the electrode side of the semiconductor chip faces the heat-welding polyimide film; melting the heat-welding polyimide film by press-contacting the auxiliary wiring plate and the semiconductor chip each other while heating in the state, curing the resin to
  • a tape carrier for semiconductor device wherein at least one leading conductor is disposed in the inside of a high-molecular weight film, one end of the leading conductor forms an internal electrode projecting from the surface of the high-molecular weight film, the other end of the leading conductor forms an external electrode projecting from the back surface of the high-molecular weight film, and the surface of the high-molecular weight film including the surface of the internal electrode is covered with a heat-welding polyimide film formed by at least one of heat-welding polyimides each represented by the following formulae (1) to (5); ##STR1##
  • R 1 represents ##STR2##
  • R 2 represents --C 3 H 6 --, --C 4 H 8 --, or ##STR3##
  • R 3 represents an aromatic silicon-free diamine residue
  • Ar represents an aromatic tetracarboxylic acid residue
  • n represents an integer of from 1 to 100;
  • the heat-welding polyimide represented by the formulae (1) to (5) may be a random copolymer or a block copolymer.
  • the aromatic silicon-free diamine residue represented by R 3 above generally has a molecular weight of from about 100 to 1000.
  • the residue represented by R 1 above is used as the aromatic silicon-free diamine residue, R 3 .
  • the aromatic tetracarboxylic acid residue represented by Ar above has a molecular weight of from about 50 to 1,000, and preferably from 100 to 500.
  • n is an integer of from 1 to 100 as described above, but since a compound of the formula (15) described after is generally used in the form of a mixture of compounds having different n, n on the average is preferably from 2 to 10.
  • a and b are generally the relationship described above, and a and b are preferably numbers satisfying the relationship of 0.5 ⁇ a/(a+b) ⁇ 0.9.
  • a tape carrier for semiconductor device wherein at least one leading conductor is disposed in the inside of a high-molecular weight film, one end of the leading conductor forms an internal electrode projecting from the surface of the high-molecular weight film, the other end of the leading conductor forms an external electrode projecting from the back surface of the high-molecular weight film, the surface of the high-molecular weight film excluding the surface of the internal electrode is covered with a heat-welding polyimide film formed from one of heat-welding polyimides each represented by the formulae (1) to (5) described above, and the internal electrode projects from the surface of the heat-welding polyimide film.
  • the inventors made a series of investigations for the improvement of encapsulating resins and the improvement of the adhesion of a semiconductor chip and an auxiliary wiring plate as the main theme.
  • This is the result of the judgement that the conventional solving methods of preventing the moisture absorption of semiconductor devices, improving the moisture-absorbing property of encapsulating resins, etc., are not fundamental solving methods. That is, this is because the occurrence of cracks in a semiconductor device is caused by the occurrence of a gap between a semiconductor chip and an encapsulating resin, and if the occurrence of the gap is prevented by increasing the adhesive force of the encapsulating resin, moisture does not remain and the occurrence of the cracks by heat treatment can be prevented.
  • the two kinds of the production methods described above were developed. That is, they are the method of interposing the heat-welding polyimide resin layer between the semiconductor chip and the auxiliary wiring plate in the case of mounting the semiconductor chip on the auxiliary wiring plate and the method of using the auxiliary wiring plate having formed on the surface thereof at the side of mounting the semiconductor chip the heat-welding wiring plate.
  • the tape carrier for semiconductor device comprises a high-molecular weight film which has at least one leading conductor formed in the inside thereof and one surface of which is covered by a heat-welding polyimide film.
  • a heat-welding polyimide resin layer is formed and the gap between the semiconductor chip and the auxiliary wiring plate is encapsulated by the cured polyimide resin layer.
  • the production method of the semiconductor device, and the tape carrier for semiconductor device of the present invention by using a heat-welding polyimide having a specific chemical structure, the adhesive force between the encapsulating resin (the heat-welding polyimide resin layer) and the semiconductor chip or the auxiliary wiring plate can be improved and the occurrence of the defect of electroconductivity in the semiconductor device is effectively prevented.
  • the adhesive property of the heat-welding polyimide resin layer and the auxiliary wiring plate is more improved. Also, by imparting a definite surface tension to the surface of the auxiliary wiring plate or making the surface thereof uneven, the adhesive force of the heat-welding polyimide resin layer and the auxiliary wiring plate is improved.
  • FIG. 1(A) is a cross sectional view showing an embodiment of the semiconductor device of the present invention
  • FIG. 1(A') ross sectional view showing another embodiment of the semiconductor device of the present invention
  • FIG. 1(A") is partially enlarged sectional view of the semiconductor device shown in (A')
  • FIG. 1(B) is a slant view, with parts broken away, of the above embodiment of the semiconductor device of the present invention
  • FIG. 2 is a cross sectional view showing a part of an embodiment of the semiconductor device of the present invention, wherein a auxiliary wiring plate has a multilayer structure
  • FIG. 3(A) is a configurational view showing the state that leading conductors are formed under an insulating layer
  • FIG. 3(B) is a configurational view showing the state that holes are formed in the insulating layer
  • FIG. 3(C) is a configurational view showing the state that a metal is filled in the holes
  • FIG. 3(D) is a configurational view showing the state that a metal bump is formed on the end surface of the above filled metal
  • FIG. 3(E) is a configurational view showing the state that other insulating layer is laminated onto the insulating layer
  • FIG. 3(F) is a configurational view showing that state that holes are formed in the laminated insulating layer
  • FIG. 3(A) is a configurational view showing the state that leading conductors are formed under an insulating layer
  • FIG. 3(B) is a configurational view showing the state that holes are formed in the insulating layer
  • FIG. 3(C) is a configurational view showing the state that a metal is
  • FIG. 3(G) is a configurational view showing the state that a metal is filled in the foregoing holes
  • (H') is a configurational view showing the state that semiconductor chip is mounted on the surface of the auxiliary wiring plate described above via a heat-welding polyimide film
  • FIG. 3(H) is a configurational view showing the state that the gap between the semiconductor chip and the auxiliary wiring plate described above is encapsulated by forming a heat-welding polyimide resin layer
  • FIG. 3(I) is a configurational view showing the state that the semiconductor chip is encapsulated with a resin
  • FIG. 4 is a configurational view shown an embodiment of an alignment
  • FIG. 5(A) is a configurational view showing an embodiment of resin encapsulation of the semiconductor device of the present invention
  • FIG. 5(B) is a configurational view showing other embodiment of resin encapsulation of the semiconductor device of the present invention
  • FIG. 5(C) is a configurational view showing still other embodiment of resin encapsulation of the semiconductor device of the present invention
  • FIG. 5(D) is a constitutional view showing other embodiment of resin encapsulation of the semiconductor device of the present invention
  • FIG. 5(E) is a configurational view showing another embodiment of resin encapsulation of a semiconductor device of the present invention
  • FIG. 6(A) is a configurational view showing an embodiment of heat-radiating means for the semiconductor device of the present invention
  • FIG. 6(B) is a configurational view showing other embodiment of a heat-radiating means forth semiconductor device of the present invention
  • FIG. 6(C) is a configurational view showing still other embodiment of a heat-radiating means for the semiconductor device of the present invention
  • FIG. 6(D) is a configurational view showing another embodiment of a heat-radiating means for the semiconductor device of the present invention
  • FIG. 7 is a configurational view showing an embodiment of the tape carrier for semiconductor device of the present invention.
  • FIG. 8(A) is a configuration view showing an embodiment of the tape carrier for semiconductor device of the present invention
  • FIG. 8(B) is a configurational view showing another embodiment of the tape carrier for semiconductor device of the present invention
  • FIG. 9(A) is a configurational view showing the state that leading conductors are formed under a support insulating film
  • FIG. 9(B) is a configurational view showing the state that holes are formed in the support insulating films
  • FIG. 9(C) is a configurational view showing the state that a metal is filled in the holes
  • FIG. 9(D) is a configurational view showing the state that a metal bump is formed on the end surface of each filled metal described above
  • FIG. 9(E) is a configurational view showing the state that a cover coat insulating layer laminated on the support insulating film
  • FIG. 9(F) is a configurational view showing the state that holes are formed in the cover coat insulating layer
  • FIG. 9(A) is a configurational view showing the state that leading conductors are formed under a support insulating film
  • FIG. 9(B) is a configurational view showing the state that holes are formed in the support insulating films
  • FIG. 9(C) is a configuration
  • FIG. 9(G) is a configurational view showing the state that a metal is filled in the holes of the cover coat insulating layer
  • FIG. 9(H) is a configurational view showing the state that a heat-welding polyimide film is adhered to the support insulating film (high-molecular weight film)
  • FIG. 10(A) is a configurational view showing the construction of an embodiment of the semiconductor device of the present invention
  • FIG. 10(B) is a configurational view showing the state of measuring the adhesive force of the tape carrier for semiconductor device
  • FIG. 11 is a configurational view showing an embodiment of an auxiliary wiring plate having formed thereon a heat-welding polyimide resin layer, and
  • FIG. 12 is a configurational view showing the structure of an embodiment of a conventional semiconductor device.
  • FIGS. 1(A) and (B) show an embodiment of the semiconductor device of the present invention.
  • FIG. 1(A) is a cross sectional view showing the configuration of the semiconductor device
  • FIG. 1(B) is a slant view, with parts broken away, thereof.
  • the semiconductor device is of a CSP type, wherein a semi-conductor chip 1 is mounted on the surface of an auxiliary wiring plate 2 in the state that the electrodes 11 side (circuit-formed surface side) faces the surface of the auxiliary wiring plate.
  • the auxiliary wiring plate 2 comprises a laminate of insulating layers 24 and 25 and for the insulating layers 24 and 25, a polyimide film is preferably used from the view point of a heat resistance.
  • Each of the electrodes 11 of the semiconductor chip 1 is connected to each of internal electrodes 21 of the auxiliary wiring plate 2.
  • the internal electrode 21 is formed by filling a metal 213 in a hole 212 formed at a definite position of the insulating layer 24 and projecting (upward in the figure) one end of the filled metal from the surface of mounting thereon the semiconductor chip 1 in a bump form to form a metal bump 211.
  • Other end of the filled metal 213 described above is connected to one end of a leading conductor 23 disposed in the inside of the auxiliary wiring plate 2. The other end of the leading conductor 23 is connected to an external electrode 22.
  • the external electrode 22 is formed by filling a metal 222 in a hole 221 formed at a definite portion of the insulating layer 25, one end of the filled metal 222 being connected to an end of the leading conductor 23, and projecting (downward in the figure) the other end of the filled metal 222 from the surface of insulating layer 25 at the opposite side to the side of mounting the semiconductor chip 1 in a bump form to form a metal bump 223 as the case of the internal electrode 21 described above.
  • the semiconductor 1 is electrically connected to an outside members through the internal electrodes 21 of the auxiliary wiring plate 21, the leading conductor 23, and the external electrodes 22.
  • the feature of the semiconductor device is that since the leading conductors 23 can be optionally formed, the positions of forming the internal electrodes 21 and the external electrodes 23 can be desirably selected, whereby regardless of the kind of the semiconductor device, the semiconductor device can be standardized and the application of the semiconductor device onto a circuit substrate to be packaged covers a wide range.
  • FIG. 1(A') shows an embodiment of the semiconductor device having different electrode positions from those of the semiconductor device shown by FIG. 1(A).
  • FIG. 1(A') the same portions as those of FIG. 1(A) are shown by the same numerals.
  • the whole surfaces of the semiconductor chip 1 excluding the circuit-formed surface are encapsulated with a resin 4.
  • a resin 4 an epoxy resin, etc., usually used for ordinary packaging are used, but the heat-welding polyimide resin described below may be used.
  • the noteworthy point in the semiconductor device is the point that the gap between the semiconductor chip 1 and the auxiliary wiring plate 2 is encapsulated with the heat-welding polyimide resin layer 3.
  • the heat-welding polyimide resin layer 3 is strongly adhered to the semiconductor chip 1 and the auxiliary wiring plate 2, in the case of applying the heat treatment such as soldering packaging to a circuit substrate, the occurrence of a gap between the semiconductor chip 1 and the heat-welding polyimide resin layer 3, etc., is prevented.
  • a heat-welding polyimide resin having a glass transition temperature of 300° C. or less is preferred and a heat-welding polyimide resin having a glass transition temperature of from 150° C. to 250° C. is particularly preferred.
  • the heat-welding polyimide resins represented by the following formulae (1) to (5) and having the glass transition temperature described above are most suitable.
  • the silicone-modified heat-welding polyimide resin is inferior to the unmodified heat-welding polyimide resin in the adhesive force under high temperature but yet shows a sufficient adhesive force under high temperature as compared with other resins. Accordingly, in both the resins, by using the silicone-modified heat-welding polyimide resin, better results can be obtained.
  • R 1 represents ##STR5##
  • R 2 represents --C 3 H 6 --, --C 4 H 8 --, or ##STR6##
  • R 3 represents an aromatic silicon-free diamine residue;
  • Ar represents an aromatic tetracarboxylic acid residue;
  • n represents an integer of from 1 to 100;
  • the aromatic silicon-free diamine residue represented by R 3 above generally has a molecular weight of from about 100 to 1,000.
  • the residue represented by R 1 above is used as the aromatic silicon-free diamine residue, R 3 .
  • the aromatic tetracarboxylic acid residue represented by Ar above has a molecular weight of from about 50 to 1,000, and preferably from 100 to 500.
  • n is an integer of from 1 to 100 as described above, but since a compound of the formula (15) described after is generally used in the form of a mixture of compounds having different n, n on the average is preferably 2 to 10.
  • a and b are generally the relationship described above, and a and b are preferably numbers satisfying the relationship of 0.5 ⁇ a/(a+b) ⁇ 0.9.
  • the heat-welding polyimide resin layer 3 has a double layer structure comprising a laminate of a heat-welding polyimide resin layer 3a and a primer layer 3b and the primer layer 3b is in contact with the insulating layer 24.
  • the adhesive property of the heat-welding polyimide resin layer 3 (3a and 3b) and the auxiliary wiring plate 2 (24 and 25) is improved and the reliability of the semiconductor device is improved.
  • the area of the auxiliary wiring plate is preferably the same as the bottom area (the area of the circuit-formed surface, usually (3 to 20) mm ⁇ (3 to 20) mm) of the semiconductor chip 1 or less than 200% of that, and is particularly preferably less than 130% of that. This is because if the auxiliary wiring plate is larger than the semiconductor chip, the packaging density is lowered, whereby the advantages of the CSP-type semiconductor device are not effectively obtained.
  • the interval of the external electrodes 22 each other is preferably as wide as possible for preventing the formation of bridge at soldering the semiconductor device to a circuit substrate for packaging. Also, the interval of external electrodes each other is usually the same interval.
  • FIG. 2 shows an embodiment of the semiconductor device of the present invention, wherein an auxiliary wiring plate 2 is a three-layer structure.
  • numeral 110 shows the electrode of a circuit substrate for packaging (not shown) and other portions than the electrode 110 corresponding to the same portions as FIG. 1 are shown by the same numerals.
  • the insulating layer comprises three laminated layers and in each interface portion of the insulating layers is formed at least one leading conductor 23.
  • the portions of forming the leading conductors in the interfaces of the layers can be increased, which can adequately cope with a multi-electrode semiconductor chip 1 having a high integrated circuit.
  • the structure of the auxiliary circuit plate 2 is not limited to a double layer structure and a three-layer structure and the number of the layers is determined by the kind of the semiconductor chip to be mounted.
  • the portion of the surface of the auxiliary wiring plate at the semiconductor chip-mounting side, the portion being brought into contact with the heat-welding polyimide resin layer is in a state having a definite surface tension and has a definite uneven surface.
  • the surface tension is usually 35 mJ/m 2 or more, and preferably 40 mJ/m 2 or more.
  • the uneven surface is usually an uneven surface of from 0.005 to 0.5 ⁇ m in diameter, and preferably an uneven surface of from 0.01 to 0.2 in diameter.
  • the adhesive force at the interface(s) can be increased to more than 300 g/cm, preferably more than 500 g/cm, and more preferably more than 1000 g/cm at a 90° peeling strength and as a result thereof, the occurrence of the defect of electroconductivity can be more effectively prevented.
  • a chemical method such as a treatment with an acid or alkaline solution, a treatment with a coupling agent, a graft treatment, etc., and a physical treatment such as a corona discharging treatment, a high-frequency plasma treatment, an ion etching treatment, etc.
  • the semiconductor device described above can be produced by the production method of the present invention.
  • the production method of semiconductor of the present invention there are two kinds of methods, i.e., a first production method and a second production method.
  • FIGS. 3(A) to (I) show the process of producing a semiconductor device by the first production method of the present invention.
  • a leading conductor 23 is formed by printing on one surface of an insulating support film (insulating layer) 24.
  • insulating layer insulating layer
  • the metal foil-laminated synthetic resin film there are a double layer substrate obtained by welding a copper foil on a synthetic resin film or adhering a copper foil on a synthetic resin film using a varnish solution, a three-layer substrate obtained by adhering a copper foil on a synthetic resin film with a thermoplastic or thermosetting adhesive, etc.
  • the synthetic resin film used in this case if the resin film has a sufficient heat resistance in the case of forming metal bumps by a wire bumping method and a sufficient chemical resistance in the case of forming metal bumps by a plating method.
  • the synthetic resin film are a polyimide film, a polyethylene terephthalate film, a polyether film, a polyether sulfone film, a polyphenylene sulfide film, a polyether ether ketone film, a polytetrafluoroethylene (Teflon) film, etc.
  • a polyimide film having a good heat resistance is preferred as described hereinbefore.
  • the thickness of the synthetic resin film is usually from 10 ⁇ m to 150 ⁇ m, and preferably from 12.5 ⁇ m to 50 ⁇ m.
  • holes 212 are formed at definite positions of the insulating support film 24.
  • drill processing, laser etching processing, etc. is generally applied.
  • a wet perforation method such as alkali etching, etc., can be applied.
  • a photosensitive polyimide is used and the polyimide film can be perforated by a light exposure.
  • a plating process is carried out in the holes 212 using the insulating support film as a plating mask and using the conductors 23 as the precipitation bases to fill a metal 213.
  • the metal include gold, silver, nickel, copper, and palladium.
  • a metal bump 211 is formed on the surface of the exposed end (the upper end surface in the figure) of each filled metal 213.
  • a method of forming the metal bump 211 there is a method of melting the end of a gold wire, a copper wire, a solder wire, etc., to form a sphere and welding the spherical end portion onto the surface of the exposed end of the metal 213 using a wire bonder.
  • a gold wire it is preferred for preventing the contact of the leading conductor 23 of copper and gold to use nickel as the filled metal 213.
  • the metal bump 211 can be formed by piling up a metal on the end surface of the filled metal by a wet plating method.
  • the metal bump 211 is formed using the wire bonder as described above, since the circumference of the hole 212 is a synthetic resin surface having a low wetting property to a molten metal, attaching the molten metal to the circumference of the hole 212 is prevented and thus a spherical metal bumps 211 each having a large contact angle can be regularly formed on the end surface of the filled metal 213.
  • the plating method the metal bumps 211 can be regularly formed regardless of the kind of electrolytic plating and electroless plating. By the formation of the metal bumps 211, the formation of internal electrodes 21 is finished.
  • the height of the metal bump is usually from 5 ⁇ m to 150 ⁇ m, and preferably from 10 ⁇ m to 100 ⁇ m.
  • a covercoat insulating layer 25 is formed on the surfaces of the leading conductors 23 of the insulating support film 24 by covercoating a resin on the surfaces.
  • holes 221 for external electrodes are then formed at definite positions of the covercoat insulating layer 25 and as shown in FIG. 3(G), a metal (soft solder) 222 is filled in the holes 221.
  • a series of these steps can be carried out as the case of forming the internal electrodes 21 described above.
  • the same material as the insulating layer 24 can be used and from the view point of the heat resistance, a polyimide film is preferably used and a heat ring-closing film or a photosensitive ring-closing polyimide film is particularly preferred.
  • a semiconductor chip 1 is mounted on the auxiliary wiring plate 2 at the internal electrode 11 side via a heat-welding polyimide film 3 in the state that the surface of the electrode side thereof faces the auxiliary wiring plate.
  • the auxiliary wiring plate 2 and the semiconductor chip 1 are press-contacted with each other while heating them to melt the heat-welding polyimide film and weld the polyimide film to both the elements, and the polyimide film is then cured by cooling.
  • a heat-welding polyimide resin layer 3 is formed to encapsulate the gap between the semiconductor chip 1 and the auxiliary wiring plate 2.
  • the heat-welding polyimide film is melted, whereby the internal electrodes 21 are brought into directly contact with the electrodes 11 of the semiconductor chip 1.
  • the metal bumps 211 of the internal electrodes 21 are connected to the electrodes 11 of the semiconductor chip 1 by a collective press-connection such as a hot bar, a pulse heat, etc., or by an individual heat-press-connection by a single pint bonder to perform the electric connection of the semiconductor chip 1 and the auxiliary wiring plate 2.
  • a collective press-connection such as a hot bar, a pulse heat, etc.
  • an individual heat-press-connection by a single pint bonder to perform the electric connection of the semiconductor chip 1 and the auxiliary wiring plate 2.
  • Solder bumps are used as the metal bumps 211 of the internal electrodes 21 and the connection of the metal bumps 211 and the electrodes 11 of the semiconductor chip 1 can be performed by a reflow soldering method.
  • a reflow soldering method In this case, in the position adjustment of the electrodes 11 of the semiconductor chip 1 and the internal electrodes 21 of the auxiliary wiring plate 2, a discrepancy occurs a little, the discrepancy is corrected of itself by the surface tension of the molten soft solder, whereby the treatment for the alignment described below becomes unnecessary.
  • the electric connection may be simultaneously carried out at the formation of the heat-welding polyimide resin layer 3 described above.
  • the heat-welding polyimide film of a double structure having formed a primer layer may be used as the heat-welding polyimide film. That is, in the step of FIG. 3(H'), the semiconductor chip 1 is mounted on the auxiliary wiring plate 2 while interposing the heat-welding polyimide film of the double structure between them in the state that the primer layer faces the semiconductor chip 1-mounting surface of the auxiliary wiring plate 2.
  • the heat-welding polyimide resin layer having the primer layer is formed in the gap between the semiconductor chip 1 and the auxiliary wiring plate 2.
  • the step shown in FIG. 3(H) as a method of aligning the electrodes 11 of the semiconductor chip 1 and the metal bumps 211 of the internal electrodes 21 of the auxiliary wiring plate 2, as shown in FIG. 4, there is a method of forming dummy electrodes 11a to the semiconductor chip 1, fitting a bump 211a for alignment to each of the dummy electrodes, forming holes 212a for alignment in the auxiliary wiring plate 2, and inserting the bumps 211a for alignment in the holes 212a.
  • the height of the bump 211a for alignment is fairly higher than the metal bump 211 of the internal electrode 21.
  • the height of the metal bump 211 is 20 ⁇ m
  • the height of the bump 211a for alignment is selected to be 50 ⁇ m.
  • the material of the bump 211a for alignment when the bumps 211a are pressed at connecting the electrodes 11 of the semiconductor chip 1 to the metal bumps 211 of the auxiliary wiring plate 2, a material, which is softened at the connecting temperature, is used but when the bumps 211a are not pressed, there is no particular restriction on the material.
  • the diameter of the holes 212a for alignment is selected such that the positional discrepancy of the electrode 11 of the semiconductor chip 1 and the metal bump 211 of the auxiliary wiring plate 2 is restrained below 10%.
  • heat-welding polyimide film a heat-welding polyimide film having a glass transition temperature of 300° C. or less, and preferably from 150° C. to 250° C., is preferably used.
  • a heat-welding polyimide film having a glass transition temperature of 300° C. or less, and preferably from 150° C. to 250° C. is preferably used.
  • Each of these heat-welding polyimides can be produced by subjecting silicone-modified polyamic acid or unmodified polyamic acid, which is the precursor of the heat-welding polyimide, to an imide conversion by heating, etc.
  • the silicone-modified polyamic acid or unmodified polyamic acid described above is prepared by reacting an acid anhydride, silicon-containing diamine, and silicon-free diamine shown below by conventional method.
  • Examples of the acid anhydride include 3,3',4,4'-biphenyltetracarboxylic acid dianhydride, 3,3',4,4'-benzophenonetetracarboxylic acid dianhydride, pyromellitic acid dianhydride, 2,2-bis(3,4-dicarboxyphenyl)propane dihydride, 2,2-bis(2,3-dicarboxyphenyl)hexafluoropropane dihydride, 2,2-bis(2,3-dicarboxyphenyl)propane dihydride, bis(3,4-dicarboxyphenyl)sulfone dihydride, bis(3,4-dicarboxyphenyl)etherdihydride, 1,1'-bis(2,3-dicarboxyphenyl)ethanedihydride, 2,3,6,7-naphthalenetetracarboxylic acid dihydride, 1,2,5,6-naphthalenecarboxyic acid dihydride, 1,4,5,8-n
  • Examples of the silicon-containing diamine are the diaminosiloxanes represented by the following formula (15).
  • silicon-free diamine examples include 2,2-bis 4-(4-aminophenoxy)phenyl!propane, bis 4-(4-aminophenoxy)phenyl!ether, bis 4-(3-aminophenoxy)phenyl!ether, 2,2-bis 4-(4-aminophenoxy)phenyl!hexafluoropropane, bis 4-(4-aminophenoxy)phenyl!sulfone, bis 4-(3-aminophenoxy)phenyl!sulfone, 4,4'-bis(4-aminophenoxy)biphenyl, 4,4'-bis(3-aminophenoxy)biphenyl, 1,4-bis(4-aminophenoxy)benzene, 1,3-bis(4-aminophenoxy)benzene, 4,4'-diaminophenyl ether, 3,4'-diaminodiphenyl ether, 4,4'-diaminodiphenylsulfone, 3,
  • the primer layer described above is preferably formed using at least one of the polyimides represented by the following formulae (6) to (8). ##STR9##
  • R 4 represents ##STR10##
  • R 2 represents --C 3 H 6 --, --C 4 H 8 --, or ##STR11##
  • R 3 represents an aromatic silicon-free diamine residue
  • Ar represents an aromatic tetracarboxylic acid residue
  • n represents an integer of from 1 to 100
  • the polyimide represented by the formula (6) to (8) may be a random copolymer or a block copolymer.
  • the aromatic silicon-free diamine residue represented by R 3 above generally has a molecular weight of from about 100 to 1,000.
  • the residue represented by R 4 is used as the aromatic silicon-free diamine residue, R 3 .
  • the aromatic tetracarboxylic acid residue represented by Ar above has a molecular weight of from about 50 to 1,000, and preferably from 100 to 500.
  • n is an integer of from 1 to 100 as described above, but since a compound of the formula (15) described after is generally used in the form of a mixture of compounds having different n, n on the average is preferably from 2 to 10.
  • c and d are generally the relationship described above, and c and d are preferably numbers satisfying the relationship of 0.5 ⁇ c/(c+d) ⁇ 0.9.
  • Each of these polyimides can be produced by subjecting silicone-modified polyamic acid or unmodified polyamic acid, which is the precursor of the heat-welding polyimide, to an imide conversion by heating, etc.
  • the silicone-modified polyamic acid or unmodified polyamic acid described above is prepared by reacting an acid anhydride, silicon-containing diamine, and silicon-free diamine shown below by conventional method.
  • Examples of the acid anhydride include 3,3',4,4'-biphenyltetracarboxylic acid dianhydride, 3,3',4,4'-benzophenonetetracarboxylic acid dianhydride, pyromellitic acid dianhydride, 2,2-bis(3,4-dicarboxyphenyl)propane dihydride, 2,2-bis(2,3-dicarboxyphenyl)hexafluoropropane dihydride, 2,2-bis(2,3-dicarboxyphenyl)propane dihydride, bis(3,4-dicarboxyphenyl)sulfone dihydride, bis(3,4-dicarboxyphenyl)ether dihydride, 1,1'-bis(2,3-dicarboxyphenyl)ethane dihydride, 2,3,6,7-naphthalenetetracarboxylic acid dihydride, 1,2,5,6-naphthalenecarboxyic acid dihydride, 1,4,5,8-naphthal
  • Examples of the silicon-containing diamine are the diaminosiloxanes represented by the following formula (15).
  • the diamine of the formula (15) above is used in the form of a mixture of diamines each having different n.
  • n is an integer of from 1 to 100, and n on the average is from 2 to 10.
  • silicon-free diamine examples include 2,2-bis 4-(4-aminophenoxy)phenyl!propane, bis 4-(4-aminophenoxy)phenyl!ether, bis 4-(3-aminophenoxy)phenyl!ether, 2,2-bis 4-(4-aminophenoxy)phenyl!hexafluoropropane, bis 4-(4-aminophenoxy)phenyl!sulfone, bis 4-(3-aminophenoxy)phenyl!sulfone, 4,4'-bis(4-aminophenoxy)biphenyl, 4,4'-bis(3-aminophenoxy)biphenyl, 1,4-bis(4-aminophenoxy)benzene, 1,3-bis(4-aminophenoxy)benzene, 4,4'-diaminophenyl ether, 3,4'-diaminodiphenyl ether, 4,4'-diaminodiphenylsulfone, 3,
  • the preferred combination of the material for forming the heat-welding polyimide layer described above and the material for forming the primer layer described above is the combination of the heat-welding polyimide represented by the formula (1) described above and the polyimide represented by the formula (6) described above.
  • the semiconductor chip 1 is mounted on the auxiliary wiring plate 2 and after encapsulating the gap between both the members with the heat-welding polyimide resin layer 3, as shown in FIG. 3(I), if necessary, the entire surface of the semiconductor chip 1 excluding the circuit-formed surface (the surface of the electrode 11 side) may be encapsulated with a resin 4.
  • resin encapsulation conventional method such as a transfer molding method, a potting method, a casting method, a seed lamination, etc., can be applied.
  • the application of resin encapsulation of the semiconductor chip excluding the circuit-formed surface (the surface of the electrode side) is unnecessary if there is no particular inconvenience in the mounting property, the reliability, etc.
  • the semiconductor device wherein only the gap between the semiconductor chip and the auxiliary wiring plate is encapsulated has an advantage that the heat radiating property is improved as described below.
  • solder bumps (not shown) of the external electrodes 22 in the same manner as forming the metal bumps 211 of the internal electrodes, the production of a semiconductor device is finished.
  • the semiconductor device can be packaged with a circuit substrate by, for example, a reflow soldering method and in this case, since the external electrodes each comprises a solder bump, even when the position adjustment of the external electrodes of the semiconductor device and the conduct terminals of the circuit substrate for packaging has a discrepancy a little, the positions are corrected by itself by the surface tension of the molten soft solder.
  • the production steps are not limited to the above steps in the present invention.
  • the semiconductor chip 1 is connected, the gap between the semiconductor chip 1 and the auxiliary wiring plate 2 is resin-encapsulated, and the external electrodes are then formed to the covercoat insulating layer 25.
  • the mode of resin-encapsulating the semiconductor device is not limited to the embodiment shown in FIG. 1 and, for example, there are other embodiments shown in FIGS. 5(A) to (E).
  • FIG. 5 the same portions as FIG. 1 are shown by the same numerals as FIG. 1.
  • the gap of a semiconductor chip 1 and an auxiliary wiring plate 2 is encapsulated with a heat-welding polyimide resin layer 3, and the side edge portions of the semiconductor chip 1 and the surface (the upper surface in the figure) of the semiconductor chip 1 opposite the circuit-formed surface are encapsulated with a silicone resin 4.
  • a heat-welding polyimide resin layer 3 the side edge portions of the semiconductor chip 1 and the surface (the upper surface in the figure) of the semiconductor chip 1 opposite the circuit-formed surface are encapsulated with a silicone resin 4.
  • the gap between the semiconductor chip 1 and the auxiliary wiring plate 2 is encapsulated with a heat-welding polyimide resin layer 3, and the side edge portions of the semiconductor chip 1 and the surface of the semiconductor chip opposite the circuit-formed surface are encapsulated by adhering an adhesive sheet 33 (for example, an adhesive sheet using an epoxy-rubber-series resin as an adhesive).
  • an adhesive sheet 33 for example, an adhesive sheet using an epoxy-rubber-series resin as an adhesive.
  • a reinforcing frame 34 (made of a synthetic resin or made of a metal) is fixed.
  • FIG. 6(A) to (D) As a semiconductor device having other resin-encapsulated mode, there are semiconductor devices shown in FIG. 6(A) to (D). In these semiconductor devices, for improving the heat radiating property of each semiconductor chip 1, the surface of the semiconductor chip 1 opposite the circuit-formed surface is exposed or a heat radiating fin is used. In addition, in FIG. 6, the same portions as FIG. 1 are shown by the same numerals as FIG. 1.
  • a heat radiating fin 35 is equipped to the surface of the semiconductor chip 1 opposite the circuit-formed surface thereof with a heat-conductive adhesive 36.
  • a heat spreader 35 is equipped to the surface of the semiconductor device 1 opposite the circuit-formed surface with an encapsulating resin 3.
  • the production method is a method of using an auxiliary wiring plate having formed a heat-welding polyimide resin layer on the semiconductor chip-mounting surface.
  • An embodiment of the auxiliary wiring plate is shown in FIG. 11. As shown in FIG. 11, a heat-welding polyimide resin layer 3 is formed on an insulating layer 24. In addition, in the figures, the same portions as FIG. 3 are shown by the same numerals as FIG. 3.
  • the auxiliary wiring plate can be obtained by preparing an auxiliary wiring plate of the type used in the embodiment of the first production method of the present invention through the steps shown in FIG. 3(A) to (G) and forming a heat-welding polyimide resin layer 3 on the auxiliary wiring plate (on the insulating layer 24).
  • the heat-welding polyimide resin layer can be formed by preparing an auxiliary wiring plate see, FIGS. 3(A) to (G)! and laminating a heat-welding polyimide film on the plate, or coating a heat-welding polyimide varnish on the plate and removing a solvent by heating.
  • a primer layer for example, the polyimide shown by the formulae (6) to (8) described above is dissolved in a solvent to prepare a varnish, the varnish is coated on an auxiliary wiring plate see, FIG. 3(G)! followed by drying to form a primer layer, and the heat-welding polyimide resin layer is formed thereon by the above method, whereby the auxiliary wiring plate having the primer layer and the heat-welding polyimide resin layer is obtained.
  • a semiconductor chip 1 is mounted on the heat-welding polyimide resin layer 3 of the auxiliary wiring layer shown in FIG. 11, and by following the same steps as the first production method described above, the semiconductor device can be produced. Accordingly, in the second production method of the present invention, the formation method of the polyimide resin layer is different from the first production method of the present invention and in other steps, the procedures and the conditions are the same as those in the first production method and also the materials for forming the heat-welding polyimide resin layer, etc., are the same as those in the latter method.
  • the feature of the second production method of the present invention is to use the auxiliary wiring plate having formed the heat-welding polyimide resin layer on the semiconductor chip-mounting surface thereof, and by using the auxiliary wiring plates, the effect that the continuous production of semiconductor devices becomes possible, etc., can be obtained.
  • auxiliary wiring plate having formed a heat-wiring polyimide resin layer on the semiconductor chip-mounting surface thereof, there is tape carriers for semiconductor device developed by the inventors.
  • the tape carriers for semiconductor device are generally classified into a tape carrier wherein the internal electrodes are covered by a heat-welding polyimide film (type A) and a tape carrier wherein the internal electrodes are exposed without being covered by a film (type B).
  • the common feature to these tape carriers for semiconductor device is that they have a heat-welding polyimide film formed using at least one of the heat-welding polyimides represented by the formulae (1) to (5) described above.
  • the specific silicone-modified polyimide has a very high adhesive force to both the semiconductor chip and the auxiliary wiring plate (high-molecular weight film) and also is excellent in the heat-welding property and the chemical resistance.
  • the thickness of the heat-welding polyimide film is usually from 5 ⁇ m to 80 ⁇ m, and preferably from 10 ⁇ m to 40 ⁇ m.
  • FIG. 7 shows an embodiment of the tape carrier for semiconductor device of the type A described above.
  • the tape carrier for semiconductor device has the same construction as the auxiliary wiring plate described above excluding the heat-welding polyimide film 3. That is, a insulating layers 24 and 25 are laminated to form a high molecular weight film of a double layer structure and leading conductors 23 are disposed at definite portions of the interface between the insulating layers 24 and 25.
  • the insulating layers 24 and 25 it is preferred from the view point of the heat resistance to use a polyimide film.
  • One end of the leading conductor 23 is connected to each internal electrode 21 and the other end of the leading conductor 23 is connected to each external electrode 22.
  • the surface of the high-molecular weight film comprising the insulating layers 24 and 25 at the semiconductor chip-mounting side is covered by a specific heat-welding polyimide film.
  • the heat-welding polyimide film is formed with at least one of the heat-welding polyimides represented by the formulae (1) to (5) described above.
  • the heat-welding polyimide film covers the internal electrodes 21.
  • the tape carrier for semiconductor of the type A can be prepared by disposing leading conductors in the inside of the high-molecular film, forming internal electrodes (metal bumps), and covering the surface of the high-molecular weight film with the heat-welding polyimide film.
  • a high-molecular weight film 2 having internal electrodes 21, external electrodes 22, and leading conductors 23 is prepared.
  • the high-molecular weight film can be prepared in the same manner as the production of the auxiliary wiring plate described above. Accordingly, the formation conditions and the materials used, etc., are the same as the case of producing the auxiliary wiring plate.
  • the same portions as FIG. 3 are indicated by the same numerals.
  • the surface of the high-molecular weight film is covered with the heat-welding polyimide film 3 by, for example, a heat laminating method.
  • the heat-welding polyimide film 3 can be formed by dissolving the heat-welding polyimide in a solvent and coating the solution on the surface of the high-molecular weight film followed by drying.
  • the tape carrier for semiconductor device of the type A shown in FIG. 7 can be prepared.
  • the internal electrodes metal bumps
  • the surface of the high-molecular weight film is covered with the heat-welding polyimide film
  • the internal electrodes are also covered with the same film.
  • FIG. 8 An embodiment of the tape carrier for semiconductor device of the type B is shown in FIG. 8.
  • the tape carrier for semiconductor device shown in FIG. 8(A) has the same construction as the tape carrier for semiconductor device of the type A except that the internal electrodes 21 are exposed.
  • the polyimide film is used for the insulating layers 24 and 25.
  • the tape carrier for semiconductor device of the type B can be prepared, for example, as follows.
  • a high-molecular weight film having disposed in the inside thereof leading conductors is prepared and the heat-welding polyimide film is formed on the surface thereof by the laminating method or a coating method.
  • Internal electrodes are formed in the high-molecular weight film including the heat-welding polyimide film by the steps of the formation of holes, metal filling, the formation of metal bumps, etc., (see FIG. 3).
  • the tape carrier for semiconductor device of the type B having internal electrodes projecting from the heat-welding polyimide film can be prepared.
  • the tape carrier for semiconductor device of the type B As other production method of the tape carrier for semiconductor device of the type B, there is a method of preparing the tape carrier for semiconductor device of the type A described above.
  • the portions of the heat-welding polyimide film corresponding to the internal electrodes 21 are partially melt-removed by heating, etc., to expose the internal electrodes.
  • the high-molecular weight film has a monolayer structure composed of an insulating layer 25 only.
  • external electrodes are omitted and the same portions as FIG. 8(A) are indicated by the same numerals as FIG. 8(A).
  • a polyimide film is used as the insulating layer 25.
  • a primer layer exists between the high-molecular weight film and the heat-welding polyimide film.
  • the method of forming the primer layer is the same as the method described above. That is, before forming the heat-welding polyimide film, the primer layer is formed by the coating method or the laminating method described above.
  • the tape carrier for semiconductor device of the type A is obtained, while when after forming the primer layer and the heat-welding polyimide layer, the internal electrodes (metal bumps) are formed, the tape carrier for semiconductor device of the type B is obtained.
  • the tape carrier for semiconductor device of the present invention includes the tape carrier for semiconductor device (type A) wherein the internal electrodes are covered and the tape carrier for semiconductor device (type B) wherein the internal electrodes are exposed.
  • the selection of the type is properly determined by the kind of the semiconductor chip which is mounted thereto, the condition for the heat-press-adhering treatment, etc.
  • the tape carrier for semiconductor device of the type A has the advantage of excellent in the storage managing property, etc., since the internal electrodes are protected with the heat-welding polyimide film.
  • the tape carrier for semiconductor device of the type B has the advantage that in the production of a semiconductor device, after mounting a semiconductor chip on the tape carrier, the heat-press-contacting step of the semiconductor chip and the tape carrier semiconductor can be carried out under a mild condition since the internal electrodes are in the state of being exposed.
  • the production of semiconductor devices using these tape carrier for semiconductor device is fundamentally the same as the production method described above. That is, a semiconductor chip is mounted on the heat-welding polyimide film of the tape carrier, and the tape carrier and the semiconductor chip are press-contacted with each other under heating to melt the heat-welding polyimide film and weld the film to both the members. By curing the heat-welding polyimide film by cooling, etc., the heat-welding polyimide resin layer is formed to encapsulate the gap between the semiconductor chip and the tape carrier.
  • the electrodes of the semiconductor chip are connected to the internal electrodes of the tape carrier, solder bumps of the external electrodes are formed, and, if necessary, the semiconductor chip is encapsulated with a resin, whereby a semiconductor device can be produced.
  • the means and the conditions of the alignment, etc., at mounting the semiconductor chip are the same as described above.
  • tape carrier for semiconductor device Another advantage of using the tape carrier for semiconductor device is that the continuous production of semiconductor devices can easily be practiced. That is, a belt-like tape carrier for semiconductor device, wherein internal electrodes, external electrodes, leading conductors, and the heat-welding polyimide film are formed per each semiconductor chip, is prepared and while travelling the tape carrier in the longitudinal direction, by successively continuing the mounting work of semiconductor chips, etc., by a film-carrier system, semiconductor devices can be continuously produced.
  • the area of the surface thereof is the same as the bottom area of the semiconductor chip 1 (the area of the circuit-formed surface, usually (3 to 20) mm ⁇ (3 to 20) mm) or is more less than 200% of the surface area, and more preferably less than 130% of the surface area.
  • the interval between the external electrodes is as wide as possible for preventing the occurrence of bridge at soldering the tape carrier to a circuit substrate for packaging.
  • the intervals of the external electrodes are usually the same interval for each pair of the external electrodes.
  • an insulating layer is formed on the back surface of the high-molecular weight film excluding the exposed surfaces of the external electrodes, and it is particularly preferred that the insulating layer is an insulating layer formed by a polyimide.
  • the formation of the insulating layer is for preventing the corrosion of the leading conductors of the auxiliary wiring plate and for preventing the occurrence of defect of the electric contact to other circuits (short-circuiting).
  • the semiconductor chip is mounted on the auxiliary wiring plate and at least the gap between the auxiliary wiring plate and the semiconductor chip is encapsulated by the formation of the heat-welding polyimide resin layer.
  • the heat-welding polyimide resin layer has a high adhesive property to the semiconductor chip and the auxiliary wiring plate.
  • the reliability of the semiconductor device is improved. Accordingly, when the present invention is applied to, for example, a semiconductor device of the CSP type, the semiconductor device of the CSP type which can carry out high-density mounting and is very excellent in the reliability can be obtained.
  • a semiconductor device can be efficiently produced by the production method of semiconductor device of the present invention, and can be particularly preferably produced by using the tape carrier for semiconductor device of the present invention.
  • the tape carrier for semiconductor device becomes the auxiliary wiring plate and previously has the specific heat-welding polyimide film. Accordingly, by using tape carrier for semiconductor device of the present invention, semiconductor devices wherein the gap between the semiconductor chip and the auxiliary wiring plate is encapsulated by the formation of the heat-welding polyimide resin layer can be continuously produced by a tape carrier system and the reduction of the production cost of semiconductor devices is expected.
  • the heat-welding polyimide at least one of the polyimides represented by the formulae (1) to (5) described above is used. That is, these polyimides have a very high adhesive force to the semiconductor chips and the auxiliary wiring plates and also are excellent in the heat-welding property and the chemical resistance. Accordingly, in the semiconductor device obtained by the application of the polyimide, since the adhesive force is very high, the occurrence of the defect of electroconductivity is more lowery restrained and also since the polyamide is excellent in the heat-welding property, the production efficiency of the semiconductor devices is improved. Also, since the polyimide is excellent in the chemical resistance, the chemical resistance of the tape carrier for semiconductor device used for the production of semiconductor devices is improved.
  • Each of semiconductor devices was prepared using each of the support films and the heat-welding polyimide films shown in Tables 1 to 3 below by the method (the first production method described above) of mounting a semiconductor chip on the surface of an auxiliary wiring plate via the heat-welding polyimide film. That is, internal electrodes having metal bumps of 50 ⁇ m in height were formed to a support of 50 ⁇ m in thickness having the same area as the bottom surface of the semiconductor chip.
  • the heat-welding polyimide film of 25 ⁇ m in thickness was disposed on the surface (the surface of the internal electrode side) of the auxiliary wiring plate, the semiconductor chip 15.0 mm ⁇ 15.0 mm ⁇ 0.375 mm(thick)!
  • the semiconductor device of the CSP type The size of the semiconductor device was 17.0 mm ⁇ 17.0 mm ⁇ 0.55 mm(thick).
  • PI shows a polyimide film
  • PET shows a polyethylene terephthalate film
  • PP shows a polypropylene film.
  • the alkali treatment was carried out by immersing the support film in an aqueous solution of 0.1N potassium hydroxide for 5 hours and the plasma treatment was carried out by applying a glow discharging treatment to the support film under the conditions of 100 W, 13.56 mHz, and 30 seconds in an oxygen gas atmosphere of 0.1 torr.
  • the measurement of the surface tension was carried out by a contact angle method using the Fowkes's equation.
  • Example A In regard to the semiconductor devices of Example A (1 to 15) thus obtained, the adhesive force and the degree of defect of electroconductivity were measured. The results obtained are shown in Table 4 and Table 5. In addition, the measurements were carried out by the following methods.
  • the adhesive force was measured by a 90 degree peeling test. That is, the auxiliary wiring plate was peeled from the semiconductor chip in the perpendicular direction to the bottom of the semiconductor chip and the peeling strength at the case was defined as the adhesive force (g/cm).
  • PCT pressure cooker test
  • Example B each definite uneven surface was formed as the surface of each support film. That is, by following the same procedure as in Example A except that the support films and the heat-welding polyimide films shown in Table 6 to Table 9 below were used, semiconductor devices were prepared.
  • ion etching was carried out to the support film by generating ion by performing high-frequency discharging for 5 minutes under the conditions of 3 ⁇ 10 -3 torr (0.4 Pa) and 13.56 MHz in a nitrogen atmosphere.
  • the solvent treatment was carried out by immersing the support film in xylene heated to 80° C. for 3 hours.
  • the ultraviolet (UV) treatment was carried out by irradiating the support film with ultraviolet rays of 100 W, and also the alkali treatment was carried out by immersing the support film in an aqueous solution of 0.1N potassium hydroxide for 5 hours.
  • the corona treatment was carried out by applying low-frequency corona discharging at 1200 kHz and 33 W for one minute.
  • a high-molecular weight film comprising a polyimide film (auxiliary wiring plate) having a copper circuit of a definite pattern on the back surface thereof equipped with gold bumps (50 ⁇ m height) electrically connected to the copper circuit on the surface thereof was prepared, and the heat-welding polyimide film (30 ⁇ m thick) represented by the formula (9) above was adhered on the surface of the high-molecular film by a heat lamination to obtain a tape carrier for semiconductor device.
  • the tape carrier for semiconductor device was of the type A wherein the internal electrodes (the gold bumps) were covered with the heat-welding polyimide film.
  • the semiconductor chip for a reliability evaluation which was the same as that of Example A was mounted on the tape carrier for semiconductor device, the bump connection was carried out by heat-press adhering (at 350° C.), and the heat-welding polyimide resin layer was formed to obtain a semiconductor device of the CSP type.
  • the configurational view of the semiconductor device is shown in FIG. 10(A).
  • numeral 1 is the semiconductor chip
  • numeral 2a is the high-molecular weight film
  • numeral 3 is the heat-welding polyimide film
  • numeral 4 is the encapsulating resin.
  • Example C-2 By following the same procedure as in Example C-1 except that in Example C-2, the heat-welding polyimide represented by the formula (11) above was used, in Example C-3, the heat-welding polyimide represented by the formula (10) above was used, in Example C-4, the heat-welding polyimide represented by the formula (12) above, and in Example C-5, the heat-welding polyimide represented by the formula (13) above was used, semiconductor devices were produced.
  • Example C-1 By following the same procedure as in Example C-1 except that the heat-welding polyimide film was not used, a semiconductor device was produced.
  • a semiconductor device was produced.
  • the gap between the semiconductor chip and the auxiliary wiring plate (the high-molecular weight film) of the semiconductor device was encapsulated by the formation of the epoxy resin layer. That is, by compounding 100 parts by weight of a bisphenol A-type epoxy resin (epoxy equivalent: 180), 100 parts by weight of methylhexahydrophthalic anhydride (acid equivalent: 162), and 0.5 part by weight of 2-methylimidazole (curing catalyst), a liquid epoxy resin composition for encapsulation was prepared by an ordinary manner. The epoxy resin composition was injected in the gap between the semiconductor chip and the auxiliary wiring plate using a dispenser followed by curing to form the epoxy resin layer.
  • a bisphenol A-type epoxy resin epoxy equivalent: 180
  • methylhexahydrophthalic anhydride acid equivalent: 162
  • 2-methylimidazole curing catalyst
  • the degree of defect of electroconductivity after performing PCT was measured in the same method as described above.
  • the tape carriers for semiconductor device of Example C each having the heat-welding polyimide film have a high adhesive force and in the semiconductor devices (each having formed the heat-welding polyimide resin layer) produced using each of the tape carriers, the defect of electroconductivity did not occur or the degree of defect of electroconductivity was very low, which showed that in the semiconductor devices of Example C, the adhesive force of the semiconductor chip and the heat-welding polyimide resin layer and the adhesive force of the auxiliary wiring plate and the heat-welding polyimide resin layer were very high, whereby the reliability (in particular, the moisture-proof reliability) of the semiconductor devices was excellent. Also, in the production of the semiconductor devices of Example C, since the tape carrier for semiconductor device was used, the works such as the formation of the heat-welding polyimide resin layer, etc., could be efficiently carried out.
  • the auxiliary wiring plate As an auxiliary wiring plate, the auxiliary wiring plate having formed on a support film the heat-welding polyimide resin layer represented by the formula (9) above by a coating method was used. Also, a semiconductor device was produced by mounting a semiconductor chip on the heat-welding polyimide resin layer of the auxiliary wiring plate and also by following the same manners as Example A-1 as other steps.
  • the adhesive force and the degree of defect of electroconductivity were measured in the same methods as in Example A.
  • the results showed that the adhesive force was 900 g/cm and the degree of defect of electroconductivity was 0%.
  • the adhesive force of the semiconductor chip and the heat-welding polyimide resin layer and the adhesive force of the auxiliary wiring plate and the heat-welding polyimide resin layer were very high, whereby the reliability (in particular, the moisture-proof reliability) of the semiconductor device was excellent.
  • a tape carrier for semiconductor device of the type B was produced in the method described above. That is, first, a polyimide film (auxiliary wiring plate) having formed a copper circuit of a definite pattern on the back surface thereof was prepared. The heat-welding polyimide film of 30 ⁇ m thick represented by the formula (9) above was adhered on the surface of the polyimide film by a heat lamination. Through the steps of perforating, metal filling, metal bump forming, etc., by the methods described above, metal bumps (height 50 ⁇ m) electrically connected to the copper circuit were formed on the surface of the polyimide film to obtain the tape carrier for semiconductor device of the type B. Using the tape carrier, a semiconductor device was produced in the same procedure as in Example C-1.
  • the adhesive force and the degree of defect of electroconductivity were measured in the same methods as in Example C.
  • the adhesive force was 1200 g/cm and the degree of defect of electroconductivity was 1%.
  • the tape carrier for semiconductor device of Example E was excellent in the adhesive property to the semiconductor chip.
  • the adhesive force of the semiconductor chip and the heat-welding polyimide resin layer and the adhesive force of the auxiliary wiring plate and the heat-welding polyimide resin layer were very high, whereby it can be said that the semiconductor device was excellent in the reliability (in particular, moisture-proof reliability).
  • the works such as the formation of the heat-welding polyimide resin layer, etc., could be efficiently carried out and also heat-press adhering, etc. could be carried out under mild conditions.
  • PI shows a polypropylene film, PET a polyethylene terephthalate film, and PP a polypropylene film.
  • the alkali treatment was carried out by immersing the support film in an aqueous solution of 0.1N potassium hydroxide for 5 hours, and the plasma treatment was carried out by applying a glow discharging treatment to the support film under the conditions of 100 W, 13.56 mHz, and 30 seconds in an oxygen gas atmosphere of 0.1 torr.
  • the surface tension was measured by a contact angle method using the Fowkes's equation.
  • Example F In regard to the semiconductor devices of Example F (1 to 15) thus obtained, the adhesive force and the degree of defect of electroconductivity were measured in the same methods as in Example A. The results are shown in Table 17 and Table 18 below.
  • Example F From the results shown in Tables 17 and 18 above, it can be seen that in Example F, by the formation of the primer layer, the adhesive force was greatly improved. Also, in Example F, the defect of electroconductivity did not occur. From the results, it can be said that by the formation of the primer layer, the adhesive force of the heat-welding polyimide resin layer and the auxiliary wiring plate was improved and the reliability of the semiconductor device was also improved.
  • ion etching was carried out to the support film by generating an ion by carrying out high-frequency discharging under the conditions of 3 ⁇ 10 -3 torr (0.4 Pa) and 13.56 mHz for 5 minutes in a nitrogen gas atmosphere.
  • the solvent treatment was carried out by immersing the support film in xylene heated to 80° C. for 3 hours.
  • the ultraviolet (UV) treatment was carried out by irradiating the support film with ultraviolet rays of 100 W and the alkali treatment was carried out by immersing the support film in an aqueous solution of 0.1N potassium hydroxide for 5 hours.
  • the corona treatment was carried out by irradiating low-frequency corona discharging of 1200 kHz and 33 W for one minute.
  • Example G (1 to 20) thus obtained, the adhesive force and the degree of defect of electroconductivity were measured in the same methods as in Example B.
  • the auxiliary wiring plate As an auxiliary wiring plate, the auxiliary wiring plate having previously formed in a support film the primer layer of the formula (14) above and the heat-welding polyimide resin layer of the formula (9) above by a coating method was used.
  • a semiconductor device was produced by mounting a semiconductor chip on the heat-welding polyimide resin layer of the auxiliary wiring plate and by following the same steps as in Example F-1 as other steps.
  • the adhesive force and the degree of defect of electroconductivity were measured in the same methods as in Example F.
  • the adhesive force was 1200 g/cm and the degree of defect of electroconductivity was 0%. From the results, it can be said that in the semiconductor device of Example H, by the formation of the primer layer, the adhesive force of the auxiliary wiring plate and the heat-welding polyimide resin layer became very high and the reliability (in particular, the moisture-proof reliability) of the semiconductor device was excellent.
  • a tape carrier for semiconductor device of the type B having a primer layer was prepared in the same method as described above. That is, first, a polyimide film (auxiliary wiring plate) having formed a copper circuit of a definite patter on the back surface was prepared. On the front surface of the polyimide film were successively adhered a polyimide film (for forming the primer layer) represented by the formula (14) above and a heat-welding polyimide film (30 ⁇ m thick) represented by the formula (9) above by heat lamination.
  • the adhesive force and the degree of defect of electroconductivity were measured in the same methods as in Example C.
  • the adhesive force was 1000 g/cm and the degree of defect of electroconductivity was 0%. From the results, it can be said that in the semiconductor device produced using the tape carrier for semiconductor device, by the formation of the primer layer, the adhesive force of the auxiliary wiring plate and the heat-welding polyimide resin layer became very high and the reliability (in particular, the moisture-proof reliability) of the semiconductor device was excellent.
  • the tape carrier for semiconductor device since in the production of the semiconductor device, the tape carrier for semiconductor device was used, the work of the formation of the heat-welding polyimide resin layer, etc., could be efficiently carried out and also heat-press adhering could be carried out under a mild condition.
  • a polyimide represented by the following formula (16) and a polyimide represented by the following formula (17) were prepared. These polyimides were unmodified polymers. ##STR27## wherein R 1 represents ##STR28## ; a represents 1.00; and n represents 9. ##STR29## wherein R 4 represents ##STR30## ; c represents 1.00; and n represents 1.
  • Example A-1 By following the same procedure as in Example A-1 except that the polyimide represented by the formula (16) above was used, a semiconductor device was produced.
  • the kind of the support film of the semiconductor device was the polyimide and the surface tension y thereof was 47 mJ/m 2 .
  • Example B-1 By following the same procedure as in Example B-1 except that the polyimide represented by the formula (16) above was used, a semiconductor device was produced.
  • the support film of the semiconductor device was a polyimide film of 50 ⁇ m thick and the surface state became the uneven surface of 0.05 ⁇ m by ion etching.
  • Example C-1 By following the same procedure as in Example C-1 except that the polyimide represented by the formula (16) above was used, a semiconductor device was produced using a tape carrier (type A) for semiconductor device. Also, a test material for measuring the adhesive force was prepared as in Example C.
  • Example E By following the same procedure as in Example E except that the polyimide represented by the formula (16) above was used, a semiconductor device was produced according to the second production method described above.
  • Example E By following the same procedure as in Example E except that the polyimide represented by the formula (16) above, a semiconductor device was produced using the tape carrier (type B) for semiconductor device. Also, a test material for measuring the adhesive force was prepared as in Example C.
  • Example F-1 By following the same procedure as in Example F-1 except that the polyimide represented by the formula (16) above was used as the heat-welding polyimide and the polyimide represented by the formula (17) above was used for the formation of a primer layer, a semiconductor device of the type CSP was produced.
  • Example C-1 By following the same procedure as in Example C-1 except that the polyimide represented by the formula (16) above was used as the heat-welding polyimide and the polyimide represented by the formula (17) above was used for the formation of a primer layer, a semiconductor device of the type CSP was produced.
  • Example H By following the same procedure as in Example H except that the polyimide represented by the formula (16) above was used as the heat-welding polyimide and the polyimide represented by the formula (17) above was used for the formation of a primer layer, a semiconductor device of the type CSP was produced.
  • Example J By following the same procedure as in Example J except that the polyimide represented by the formula (16) above was used as the heat-welding polyimide and the polyimide represented by the formula (17) above was used for the formation of a primer layer, a tape carrier for semiconductor device of the type B was prepared and using the tape carrier, a semiconductor device was produced. Also, a test material for measuring the adhesive force was prepared as in Example C.
  • the adhesive force was measured about Examples K-1, K-2, K-4, K-6, K-7, and K-8 in the same method as in Example A and measured about Examples K-3, K-5, and K-9 in the same method as in Example A.
  • the degree of defect of electroconductivity was measured in the same method as in Example A.
  • the degree of defect of electroconductivity at high temperature was measured as follows.
  • the conductivity was determined.
  • the ratio of the number of the semiconductor devices wherein the defect of electroconductivity occurred to total (one 10 hundred) semiconductor devices tested was defined as the degree of defect of electroconductivity (%).
  • the occurrence of the defect of electroconductivity at high temperature was caused by peeling between the auxiliary wiring plate and the semiconductor chip by the steam explosion (popcorn phenomenon) at the infrared reflow treatment.
  • the result of measuring the degree of defect of electroconductivity under high temperature about the semiconductor device of Example A-1 was lower than 1%.
  • Example K As described above, from the result of Example K, it can be seen that in the semiconductor devices using unmodified polyimide resins, the adhesive force and the prevention of defect of electroconductivity are inferior a little to the semiconductor devices using the silicone-modified polyimide resins, but there is no problem for practical use. Furthermore, it can be said that as compared with the semiconductor device of the Reference Example (Example A-1), the semiconductor devices of Example K are excellent in the prevention of defect of electroconductivity at high temperature such as a soldering reflow.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Wire Bonding (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Macromolecular Compounds Obtained By Forming Nitrogen-Containing Linkages In General (AREA)

Abstract

A semiconductor device capable of preventing the occurrence of defect of electroconductivity, wherein a semiconductor chip 1 equipped with electrodes 11 is mounted on an auxiliary wiring plate 2 in the state of facing the surface of the electrode 11 side, leading conductors 23 are disposed in the inside of the auxiliary wiring plate 2, one end of each leading conductor 23 forms an internal electrode 21 projecting from the surface of the auxiliary wiring plate 2 at the side of mounting the semiconductor chip 1, the other end of the leading conductor 23 forms an external electrode 22 projecting from the surface of the auxiliary wiring plate opposite to the side of mounting the semiconductor chip 1, and each of the internal electrodes 21 is connected to each of the electrodes 11 of the semiconductor chip 1, at least a gap between the semiconductor chip 1 and the auxiliary wiring plate 2 is encapsulated with a heat-welding polyimide resin layer.

Description

FIELD OF THE INVENTION
The present invention relates to a semiconductor device of a chip scale package (hereinafter referred to as "CSP") type, and more specifically to a semiconductor device of a CSP type excellent in moistureproof reliability, a production method thereof, and a tape carrier for semiconductor device used for producing the semiconductor device.
BACKGROUND OF THE INVENTION
As a package-type semiconductor device, a semiconductor device having a structure that a semiconductor chip is loaded on the die pad of a lead frame, the semiconductor chip is connected to an inner lead by wire bonding, an outer lead is removed, and the semiconductor chip and the lead frame are encapsulated with a resin is known as a general one. However, in the semiconductor device of this type, it is required to considerably widen the pitch between the lead frame and the outer lead, whereby large sizing of the package cannot be avoided, which becomes disadvantageous for high-density packaging.
For solving the problem, various semiconductor devices of the CSP type each having a small-sized package scale have been developed. For example, there is a CSP-type semiconductor device shown in FIG. 12 of the accompanied drawings. In the semiconductor device, on the surface of an insulating support plate 25' is mounted a semiconductor chip 1' in the state that the circuit-formed surface having electrodes 11' faces the insulating support plate 25' and the semiconductor chip 1' is encapsulated with a cured resin 4 having almost the same size as that of the semiconductor chip 1'. The semiconductor chip 1' has electrodes 11' at the bottom thereof. In the semiconductor device, leading conductors 24' are formed by printing at definite positions of the surface of the insulating support plate 25' at the side of mounting the semiconductor chip 1', one end of each of the leading conductors 24' is connected to one end of a metal bump 211' and the other end of the metal bump 211' is fixed with each of the electrodes 11' of the semiconductor chip 1'. Also, the other end of each of the leading conductors 24' extends to a hole 221' formed at a definite position of the insulating support plate 25', a soft solder 222' is filled in the hole 221', and one end of the soft solder 221' is connected to the other end of the leading conductor 24'. Also, the other end of the soft solder 221' filled in the hole 221' is projected from the surface of the insulating support plate 25' at the opposite side to the semiconductor chip mounted side and the projected portion of the soft solder 221' forms a solder bump 223' to constitute an external electrode 22'. Also, by utilizing the external electrode 22', the semiconductor device is packaged with a circuit substrate for packaging.
In the semiconductor device having the structure as described above, since the leading conductors to be formed on the insulating support plate 25' can be desirably formed, the solder bumps 223' for packaging can be formed at definite positions without being restricted by the dispositions of the electrodes 11' of the semiconductor chip 1' used. Thus, in the semiconductor device, the interval between the external electrodes 22' each other can be sufficiently widened to improve the soldering accuracy.
As described above, since in the CSP-type semiconductor device, high-density packaging is possible, the demand for the CSP-type semiconductor device tends to be increased at present. With the increase of the demand, for the CSP-type semiconductor device, the improvement of reliability has been required. Practically, the improvement of the reliability is to solve the problem of the occurrence of defect of electroconductivity between bump and chip in the CSP-type semiconductor device. It is supposed that the occurrence of the defect of electroconductivity is caused by the moisture absorption of the encapsulating resin. As described above, in the CSP-type semiconductor device, the semiconductor chip is mounted on the insulating support plate in the state that the circuit-formed surface of the semiconductor chip faces the insulating support plate and the gap between the semiconductor chip and the insulating support plate is encapsulated with an encapsulating resin, whereby the circuit-formed surface and connected portions are protected.
However, when a heat treatment such as packaging by soldering on a circuit substrate is applied to the semiconductor device, it sometimes happens that a gap forms in the interface between the back surface (circuit-formed surface) of the semiconductor chip and the encapsulating resin. Also, moisture absorbed by the encapsulating resin remains in the gap and is vaporized and expanded to form a pressure, whereby the encapsulating resin is cracked and the cracks become the passageways for the penetration of moisture, ions, etc. As a result, moisture, etc., penetrate into the semiconductor device to cause the defect of electroconductivity.
For overcoming the problem, various attempts have been proposed and practiced. For example, there is a method of removing moisture absorbed by the encapsulating resin by pre-drying the semiconductor device before the heat treatment such as soldering, etc. Also, there is a method of preventing the moisture absorption of the encapsulating resin by packing each semiconductor device with a moisture-proof bag directly before the heat treatment such as soldering, etc. However, in the pre-drying method, in the case of soldering several times the semiconductor device to the circuit substrate, it is required to carry out pre-drying each time, which is troublesome, and there is also a problem of managing the time for making soldering after pre-drying. On the other hand, in the method of packing each semiconductor device with a moisture-proof bag, there is a problem that a large cost is required for the moisture-proof bags to increase the cost for the semiconductor devices.
As other method, there is a method for improving the moisture absorbing property of the encapsulating resin itself but the method of improving the moisture absorbing property of the encapsulating resin capable of completely preventing the encapsulating resin from being cracked has not actually been completed at present.
SUMMARY OF THE INVENTION
The present invention has been made under such circumstances.
An object of the present invention is to provide a semiconductor device excellent in the moisture-proof reliability.
Another object of the present invention is to provide a method of producing the semiconductor device.
Further object of the present invention is to provide a tape carrier for semiconductor device used for the production of the semiconductor device.
It has now been found that the objects described above can be attained by the present invention as described hereinbelow.
That is, according to the first embodiment of the present invention, there is provided a semiconductor device, wherein a semiconductor chip equipped with at least one electrode is mounted on the surface of an auxiliary wiring plate in the state of facing the electrode side thereof, at least one leading conductor is disposed in the inside of the auxiliary wiring plate, one end of the leading conductor forms an internal electrode projecting from the surface of the auxiliary wiring plate at the semiconductor chip-mounting side, the other end of the leading conductor forms an external electrode projecting from the surface of the auxiliary wiring plate at the opposite side to the semiconductor chip-mounting side, and the internal electrode is connected to the electrode of the semiconductor chip, at least a gap between the semiconductor chip and the auxiliary wiring plate being encapsulated with a heat-welding polyimide resin layer.
According to the second embodiment of the present invention, there is provided a method of producing a semiconductor device, which comprises preparing an auxiliary wiring plate, a semiconductor chip having at least one electrode, and a heat-welding polyimide film; the auxiliary wiring plate being for mounting thereon the semiconductor chip and having the construction that at least one leading conductor is disposed in the inside thereof, one end of the leading conductor forms an internal electrode projecting from the surface of the auxiliary wiring plate at the side for mounting the semiconductor chip, and the other end of the leading conductor forms an external wiring electrode projecting from the surface of the auxiliary wiring plate at the opposite side to the side of mounting the semiconductor chip; mounting the semiconductor chip on the auxiliary wiring plate in the state of the electrode side thereof being the lower side via the heat-welding polyimide film; melting the heat-welding polyimide film by press-contacting the auxiliary wiring plate and the semiconductor chip each other while heating in the state, and curing the resin to form a heat-welding polyimide resin layer, whereby the gap between the auxiliary wiring plate and the semiconductor chip is encapsulated, and at encapsulating or after encapsulating, connecting the internal electrode of the auxiliary wiring plate to the electrode of the semiconductor chip.
According to the third embodiment of the present invention, there is provided a method of producing a semiconductor device, which comprises preparing an auxiliary wiring plate and a semiconductor chip equipped with at least one electrode, the auxiliary wiring plate being for mounting thereon the semiconductor chip and having the construction that at least one leading conductor is disposed in the inside thereof, one end of the leading conductor forms an internal electrode projecting from the surface of the auxiliary wiring plate at the side for mounting the semiconductor chip, the other end of the leading conductor forms an external wiring electrode projecting from the surface of the auxiliary wiring plate at the opposite side to the side of mounting the semiconductor chip, and a heat-welding polyimide film is formed on the surface thereof at the side of mounting the semiconductor chip; mounting the semiconductor chip on the heat-welding polyimide film of the auxiliary wiring plate in the state that the surface of the electrode side of the semiconductor chip faces the heat-welding polyimide film; melting the heat-welding polyimide film by press-contacting the auxiliary wiring plate and the semiconductor chip each other while heating in the state, curing the resin to form a heat-welding polyimide resin layer, whereby the gap between the auxiliary wiring plate and the semiconductor chip is encapsulated, and at encapsulating or after encapsulating, connecting the internal electrode of the auxiliary wiring plate to the electrode of the semiconductor chip.
According to the fourth embodiment of the present invention, there is further provided a tape carrier for semiconductor device, wherein at least one leading conductor is disposed in the inside of a high-molecular weight film, one end of the leading conductor forms an internal electrode projecting from the surface of the high-molecular weight film, the other end of the leading conductor forms an external electrode projecting from the back surface of the high-molecular weight film, and the surface of the high-molecular weight film including the surface of the internal electrode is covered with a heat-welding polyimide film formed by at least one of heat-welding polyimides each represented by the following formulae (1) to (5); ##STR1##
In the formulae (1) to (5), R1 represents ##STR2## R2 represents --C3 H6 --, --C4 H8 --, or ##STR3## ;R3 represents an aromatic silicon-free diamine residue; Ar represents an aromatic tetracarboxylic acid residue; n represents an integer of from 1 to 100; a and b are numbers satisfying the relationship of a+b=1 and the relationship of 0.3≦a/(a+b)≦1.00; and the heat-welding polyimide represented by the formulae (1) to (5) may be a random copolymer or a block copolymer.
The aromatic silicon-free diamine residue represented by R3 above generally has a molecular weight of from about 100 to 1000. Preferably, the residue represented by R1 above is used as the aromatic silicon-free diamine residue, R3.
The aromatic tetracarboxylic acid residue represented by Ar above has a molecular weight of from about 50 to 1,000, and preferably from 100 to 500.
n is an integer of from 1 to 100 as described above, but since a compound of the formula (15) described after is generally used in the form of a mixture of compounds having different n, n on the average is preferably from 2 to 10.
The relationship between a and b is generally the relationship described above, and a and b are preferably numbers satisfying the relationship of 0.5≦a/(a+b)≦0.9.
According to the fifth embodiment of the present invention, there is also provided a tape carrier for semiconductor device, wherein at least one leading conductor is disposed in the inside of a high-molecular weight film, one end of the leading conductor forms an internal electrode projecting from the surface of the high-molecular weight film, the other end of the leading conductor forms an external electrode projecting from the back surface of the high-molecular weight film, the surface of the high-molecular weight film excluding the surface of the internal electrode is covered with a heat-welding polyimide film formed from one of heat-welding polyimides each represented by the formulae (1) to (5) described above, and the internal electrode projects from the surface of the heat-welding polyimide film.
The inventors made a series of investigations for the improvement of encapsulating resins and the improvement of the adhesion of a semiconductor chip and an auxiliary wiring plate as the main theme. This is the result of the judgement that the conventional solving methods of preventing the moisture absorption of semiconductor devices, improving the moisture-absorbing property of encapsulating resins, etc., are not fundamental solving methods. That is, this is because the occurrence of cracks in a semiconductor device is caused by the occurrence of a gap between a semiconductor chip and an encapsulating resin, and if the occurrence of the gap is prevented by increasing the adhesive force of the encapsulating resin, moisture does not remain and the occurrence of the cracks by heat treatment can be prevented.
Thus, when the investigations were continued based on the idea, it has been found that in the semiconductor device encapsulating the gap between the semiconductor chip and the auxiliary wiring plate by forming a heat-welding polyimide resin layer, the polyimide resin layer strongly adheres to the semiconductor chip and the auxiliary wiring plate. Also, it has further been found that the semiconductor device having the heat-welding polyimide resin layer becomes excellent in the reliability. The present invention has been accomplished based on those findings.
Also, as a method of forming the heat-welding polyimide resin layer in the gap between the semiconductor chip and the auxiliary wiring plate, the two kinds of the production methods described above were developed. That is, they are the method of interposing the heat-welding polyimide resin layer between the semiconductor chip and the auxiliary wiring plate in the case of mounting the semiconductor chip on the auxiliary wiring plate and the method of using the auxiliary wiring plate having formed on the surface thereof at the side of mounting the semiconductor chip the heat-welding wiring plate.
In addition to the production methods, the inventors have also developed a tape carrier for semiconductor device for producing more efficiently the semiconductor device wherein the gap between the semiconductor chip and the auxiliary wiring plate is encapsulated with the heat-welding polyimide resin layer. The tape carrier for semiconductor device comprises a high-molecular weight film which has at least one leading conductor formed in the inside thereof and one surface of which is covered by a heat-welding polyimide film. When a semiconductor chip is disposed on the heat-welding polyimide film of the tape carrier for semiconductor device and the tape carrier for semiconductor device is press-contacted with the semiconductor chip each other while heating them, the heat-welding polyimide film is melted and welded to the semiconductor chip and the auxiliary wiring plate. By curing the molten heat-welding polyimide film by cooling, etc., a heat-welding polyimide resin layer is formed and the gap between the semiconductor chip and the auxiliary wiring plate is encapsulated by the cured polyimide resin layer.
In the semiconductor device, the production method of the semiconductor device, and the tape carrier for semiconductor device of the present invention, by using a heat-welding polyimide having a specific chemical structure, the adhesive force between the encapsulating resin (the heat-welding polyimide resin layer) and the semiconductor chip or the auxiliary wiring plate can be improved and the occurrence of the defect of electroconductivity in the semiconductor device is effectively prevented.
Furthermore, in the present invention, by forming a primer layer between the heat-welding polyimide resin layer and the auxiliary wiring plate, the adhesive property of the heat-welding polyimide resin layer and the auxiliary wiring plate is more improved. Also, by imparting a definite surface tension to the surface of the auxiliary wiring plate or making the surface thereof uneven, the adhesive force of the heat-welding polyimide resin layer and the auxiliary wiring plate is improved.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1(A) is a cross sectional view showing an embodiment of the semiconductor device of the present invention, FIG. 1(A') ross sectional view showing another embodiment of the semiconductor device of the present invention, FIG. 1(A") is partially enlarged sectional view of the semiconductor device shown in (A'), and FIG. 1(B) is a slant view, with parts broken away, of the above embodiment of the semiconductor device of the present invention,
FIG. 2 is a cross sectional view showing a part of an embodiment of the semiconductor device of the present invention, wherein a auxiliary wiring plate has a multilayer structure,
FIG. 3(A) is a configurational view showing the state that leading conductors are formed under an insulating layer, FIG. 3(B) is a configurational view showing the state that holes are formed in the insulating layer, FIG. 3(C) is a configurational view showing the state that a metal is filled in the holes, FIG. 3(D) is a configurational view showing the state that a metal bump is formed on the end surface of the above filled metal, FIG. 3(E) is a configurational view showing the state that other insulating layer is laminated onto the insulating layer, FIG. 3(F) is a configurational view showing that state that holes are formed in the laminated insulating layer, FIG. 3(G) is a configurational view showing the state that a metal is filled in the foregoing holes, (H') is a configurational view showing the state that semiconductor chip is mounted on the surface of the auxiliary wiring plate described above via a heat-welding polyimide film, FIG. 3(H) is a configurational view showing the state that the gap between the semiconductor chip and the auxiliary wiring plate described above is encapsulated by forming a heat-welding polyimide resin layer, and FIG. 3(I) is a configurational view showing the state that the semiconductor chip is encapsulated with a resin,
FIG. 4 is a configurational view shown an embodiment of an alignment,
FIG. 5(A) is a configurational view showing an embodiment of resin encapsulation of the semiconductor device of the present invention, FIG. 5(B) is a configurational view showing other embodiment of resin encapsulation of the semiconductor device of the present invention, FIG. 5(C) is a configurational view showing still other embodiment of resin encapsulation of the semiconductor device of the present invention, FIG. 5(D) is a constitutional view showing other embodiment of resin encapsulation of the semiconductor device of the present invention, and FIG. 5(E) is a configurational view showing another embodiment of resin encapsulation of a semiconductor device of the present invention,
FIG. 6(A) is a configurational view showing an embodiment of heat-radiating means for the semiconductor device of the present invention, FIG. 6(B) is a configurational view showing other embodiment of a heat-radiating means forth semiconductor device of the present invention, FIG. 6(C) is a configurational view showing still other embodiment of a heat-radiating means for the semiconductor device of the present invention, and FIG. 6(D) is a configurational view showing another embodiment of a heat-radiating means for the semiconductor device of the present invention,
FIG. 7 is a configurational view showing an embodiment of the tape carrier for semiconductor device of the present invention,
FIG. 8(A) is a configuration view showing an embodiment of the tape carrier for semiconductor device of the present invention, and FIG. 8(B) is a configurational view showing another embodiment of the tape carrier for semiconductor device of the present invention,
FIG. 9(A) is a configurational view showing the state that leading conductors are formed under a support insulating film, FIG. 9(B) is a configurational view showing the state that holes are formed in the support insulating films, FIG. 9(C) is a configurational view showing the state that a metal is filled in the holes, FIG. 9(D) is a configurational view showing the state that a metal bump is formed on the end surface of each filled metal described above, FIG. 9(E) is a configurational view showing the state that a cover coat insulating layer laminated on the support insulating film, FIG. 9(F) is a configurational view showing the state that holes are formed in the cover coat insulating layer, FIG. 9(G) is a configurational view showing the state that a metal is filled in the holes of the cover coat insulating layer, and FIG. 9(H) is a configurational view showing the state that a heat-welding polyimide film is adhered to the support insulating film (high-molecular weight film),
FIG. 10(A) is a configurational view showing the construction of an embodiment of the semiconductor device of the present invention, and FIG. 10(B) is a configurational view showing the state of measuring the adhesive force of the tape carrier for semiconductor device,
FIG. 11 is a configurational view showing an embodiment of an auxiliary wiring plate having formed thereon a heat-welding polyimide resin layer, and
FIG. 12 is a configurational view showing the structure of an embodiment of a conventional semiconductor device.
DETAILED DESCRIPTION OF THE INVENTION
The present invention is described in detail below.
First, the semiconductor device of the present invention is explained.
FIGS. 1(A) and (B) show an embodiment of the semiconductor device of the present invention. FIG. 1(A) is a cross sectional view showing the configuration of the semiconductor device, and FIG. 1(B) is a slant view, with parts broken away, thereof. As shown in the figures, the semiconductor device is of a CSP type, wherein a semi-conductor chip 1 is mounted on the surface of an auxiliary wiring plate 2 in the state that the electrodes 11 side (circuit-formed surface side) faces the surface of the auxiliary wiring plate. The auxiliary wiring plate 2 comprises a laminate of insulating layers 24 and 25 and for the insulating layers 24 and 25, a polyimide film is preferably used from the view point of a heat resistance. Each of the electrodes 11 of the semiconductor chip 1 is connected to each of internal electrodes 21 of the auxiliary wiring plate 2. The internal electrode 21 is formed by filling a metal 213 in a hole 212 formed at a definite position of the insulating layer 24 and projecting (upward in the figure) one end of the filled metal from the surface of mounting thereon the semiconductor chip 1 in a bump form to form a metal bump 211. Other end of the filled metal 213 described above is connected to one end of a leading conductor 23 disposed in the inside of the auxiliary wiring plate 2. The other end of the leading conductor 23 is connected to an external electrode 22. The external electrode 22 is formed by filling a metal 222 in a hole 221 formed at a definite portion of the insulating layer 25, one end of the filled metal 222 being connected to an end of the leading conductor 23, and projecting (downward in the figure) the other end of the filled metal 222 from the surface of insulating layer 25 at the opposite side to the side of mounting the semiconductor chip 1 in a bump form to form a metal bump 223 as the case of the internal electrode 21 described above.
Thus, the semiconductor 1 is electrically connected to an outside members through the internal electrodes 21 of the auxiliary wiring plate 21, the leading conductor 23, and the external electrodes 22. The feature of the semiconductor device is that since the leading conductors 23 can be optionally formed, the positions of forming the internal electrodes 21 and the external electrodes 23 can be desirably selected, whereby regardless of the kind of the semiconductor device, the semiconductor device can be standardized and the application of the semiconductor device onto a circuit substrate to be packaged covers a wide range.
FIG. 1(A') shows an embodiment of the semiconductor device having different electrode positions from those of the semiconductor device shown by FIG. 1(A). In FIG. 1(A'), the same portions as those of FIG. 1(A) are shown by the same numerals.
In the semiconductor device described above, the whole surfaces of the semiconductor chip 1 excluding the circuit-formed surface (the surface of the electrode 11 side) are encapsulated with a resin 4. As the resin 4, an epoxy resin, etc., usually used for ordinary packaging are used, but the heat-welding polyimide resin described below may be used. Also, the noteworthy point in the semiconductor device is the point that the gap between the semiconductor chip 1 and the auxiliary wiring plate 2 is encapsulated with the heat-welding polyimide resin layer 3. Since the heat-welding polyimide resin layer 3 is strongly adhered to the semiconductor chip 1 and the auxiliary wiring plate 2, in the case of applying the heat treatment such as soldering packaging to a circuit substrate, the occurrence of a gap between the semiconductor chip 1 and the heat-welding polyimide resin layer 3, etc., is prevented.
As the material for forming the heat-welding polyimide resin layer, a heat-welding polyimide resin having a glass transition temperature of 300° C. or less is preferred and a heat-welding polyimide resin having a glass transition temperature of from 150° C. to 250° C. is particularly preferred. Also, the heat-welding polyimide resins represented by the following formulae (1) to (5) and having the glass transition temperature described above are most suitable.
In addition, the heat-welding polyimide resins represented by the formulae (1) to (5) are preferably modified with a silicone but may not be silicone-modified. That is, in the formulae (1) to (5) described below, when a/(a+b)=1, the resins represented by the formulae become the unmodified heat-welding polyimide resin. Thus, both the resins are compared. That is, the silicone-modified heat-welding polyimide resin is excellent in the adhesive force and the prevention of the occurrence of the defect of electroconductivity. On the other hand, the unmodified heat-welding polyimide resin is excellent in the adhesive force under high temperature at reflow soldering. In addition, the silicone-modified heat-welding polyimide resin is inferior to the unmodified heat-welding polyimide resin in the adhesive force under high temperature but yet shows a sufficient adhesive force under high temperature as compared with other resins. Accordingly, in both the resins, by using the silicone-modified heat-welding polyimide resin, better results can be obtained. ##STR4##
In the above formulae (1) to (5), R1 represents ##STR5## R2 represents --C3 H6 --, --C4 H8 --, or ##STR6## R3 represents an aromatic silicon-free diamine residue; Ar represents an aromatic tetracarboxylic acid residue; n represents an integer of from 1 to 100; a and b represent numbers satisfying the relationship of a+b=1 and the relationship of 0.3≦a/(a+b)≦1.00; and each polyimide resin represented by the formulae (1) to (5) may be a random copolymer or a block copolymer.
The aromatic silicon-free diamine residue represented by R3 above generally has a molecular weight of from about 100 to 1,000. Preferably, the residue represented by R1 above is used as the aromatic silicon-free diamine residue, R3.
The aromatic tetracarboxylic acid residue represented by Ar above has a molecular weight of from about 50 to 1,000, and preferably from 100 to 500.
n is an integer of from 1 to 100 as described above, but since a compound of the formula (15) described after is generally used in the form of a mixture of compounds having different n, n on the average is preferably 2 to 10.
The relationship between a and b is generally the relationship described above, and a and b are preferably numbers satisfying the relationship of 0.5≦a/(a+b)≦0.9.
In the semiconductor device of the present invention, it is preferred to form a primer layer between the heat-welding polyimide resin layer and the auxiliary wiring plate. That is, in the semiconductor device, as shown in FIG. 1(A") which is the enlarged sectional view of portion X of FIG. 1(A), the heat-welding polyimide resin layer 3 has a double layer structure comprising a laminate of a heat-welding polyimide resin layer 3a and a primer layer 3b and the primer layer 3b is in contact with the insulating layer 24. By employing such a layer structure, the adhesive property of the heat-welding polyimide resin layer 3 (3a and 3b) and the auxiliary wiring plate 2 (24 and 25) is improved and the reliability of the semiconductor device is improved.
Also, the area of the auxiliary wiring plate is preferably the same as the bottom area (the area of the circuit-formed surface, usually (3 to 20) mm×(3 to 20) mm) of the semiconductor chip 1 or less than 200% of that, and is particularly preferably less than 130% of that. This is because if the auxiliary wiring plate is larger than the semiconductor chip, the packaging density is lowered, whereby the advantages of the CSP-type semiconductor device are not effectively obtained.
The interval of the external electrodes 22 each other is preferably as wide as possible for preventing the formation of bridge at soldering the semiconductor device to a circuit substrate for packaging. Also, the interval of external electrodes each other is usually the same interval.
FIG. 2 shows an embodiment of the semiconductor device of the present invention, wherein an auxiliary wiring plate 2 is a three-layer structure. In FIG. 2, numeral 110 shows the electrode of a circuit substrate for packaging (not shown) and other portions than the electrode 110 corresponding to the same portions as FIG. 1 are shown by the same numerals. As shown in FIG. 2, in the auxiliary wiring plate 2, the insulating layer comprises three laminated layers and in each interface portion of the insulating layers is formed at least one leading conductor 23. By employing a multilayer structure as the auxiliary wiring plate 2, the portions of forming the leading conductors in the interfaces of the layers can be increased, which can adequately cope with a multi-electrode semiconductor chip 1 having a high integrated circuit. Accordingly, the structure of the auxiliary circuit plate 2 is not limited to a double layer structure and a three-layer structure and the number of the layers is determined by the kind of the semiconductor chip to be mounted.
Also, in the semiconductor device of the present invention, for increasing the adhesive force at the interface between the auxiliary wiring plate and the encapsulating resin (the heat-welding polyimide resin layer), it is preferred that at least the portion of the surface of the auxiliary wiring plate at the semiconductor chip-mounting side, the portion being brought into contact with the heat-welding polyimide resin layer, is in a state having a definite surface tension and has a definite uneven surface. Practically, the surface tension is usually 35 mJ/m2 or more, and preferably 40 mJ/m2 or more. Also, the uneven surface is usually an uneven surface of from 0.005 to 0.5 μm in diameter, and preferably an uneven surface of from 0.01 to 0.2 in diameter.
By employing such definite conditions, the adhesive force at the interface(s) can be increased to more than 300 g/cm, preferably more than 500 g/cm, and more preferably more than 1000 g/cm at a 90° peeling strength and as a result thereof, the occurrence of the defect of electroconductivity can be more effectively prevented.
As a method of giving such definite conditions to the surface of the auxiliary wiring plate, there are a chemical method such as a treatment with an acid or alkaline solution, a treatment with a coupling agent, a graft treatment, etc., and a physical treatment such as a corona discharging treatment, a high-frequency plasma treatment, an ion etching treatment, etc.
The semiconductor device described above can be produced by the production method of the present invention. As the production method of semiconductor of the present invention, there are two kinds of methods, i.e., a first production method and a second production method.
First, an embodiment of the first production method is described based on FIG. 3.
FIGS. 3(A) to (I) show the process of producing a semiconductor device by the first production method of the present invention.
First, as shown in FIG. 3(A), a leading conductor 23 is formed by printing on one surface of an insulating support film (insulating layer) 24. For the formation of the leading conductor 23 by printing, it is preferred to use a method of chemically etching a metal foil of a metal foil-laminated synthetic resin film in a definite leading pattern. As the metal foil-laminated synthetic resin film, there are a double layer substrate obtained by welding a copper foil on a synthetic resin film or adhering a copper foil on a synthetic resin film using a varnish solution, a three-layer substrate obtained by adhering a copper foil on a synthetic resin film with a thermoplastic or thermosetting adhesive, etc.
There is no particular restriction on the synthetic resin film used in this case if the resin film has a sufficient heat resistance in the case of forming metal bumps by a wire bumping method and a sufficient chemical resistance in the case of forming metal bumps by a plating method. Examples of the synthetic resin film are a polyimide film, a polyethylene terephthalate film, a polyether film, a polyether sulfone film, a polyphenylene sulfide film, a polyether ether ketone film, a polytetrafluoroethylene (Teflon) film, etc. In these synthetic resin films, a polyimide film having a good heat resistance is preferred as described hereinbefore. In addition, the thickness of the synthetic resin film is usually from 10 μm to 150 μm, and preferably from 12.5 μm to 50 μm.
After forming the leading conductors 23 on one surface of the insulating support film 24, as shown in FIG. 3(B), holes 212 are formed at definite positions of the insulating support film 24. For the formation of holes, drill processing, laser etching processing, etc., is generally applied. In particular, when the insulating support film 24 is a polyimide film, a wet perforation method such as alkali etching, etc., can be applied. Also, in the case of a polyimide film of a double layer substrate, a photosensitive polyimide is used and the polyimide film can be perforated by a light exposure.
After forming the holes 212, as shown in FIG. 3(C), a plating process is carried out in the holes 212 using the insulating support film as a plating mask and using the conductors 23 as the precipitation bases to fill a metal 213. Examples of the metal include gold, silver, nickel, copper, and palladium.
After filling the metal 213, as shown in FIG. 3(D), a metal bump 211 is formed on the surface of the exposed end (the upper end surface in the figure) of each filled metal 213. As a method of forming the metal bump 211, there is a method of melting the end of a gold wire, a copper wire, a solder wire, etc., to form a sphere and welding the spherical end portion onto the surface of the exposed end of the metal 213 using a wire bonder. When a gold wire is used, it is preferred for preventing the contact of the leading conductor 23 of copper and gold to use nickel as the filled metal 213. As other method than the method of using the wire bonder, the metal bump 211 can be formed by piling up a metal on the end surface of the filled metal by a wet plating method. When the metal bump 211 is formed using the wire bonder as described above, since the circumference of the hole 212 is a synthetic resin surface having a low wetting property to a molten metal, attaching the molten metal to the circumference of the hole 212 is prevented and thus a spherical metal bumps 211 each having a large contact angle can be regularly formed on the end surface of the filled metal 213. Also, by the plating method, the metal bumps 211 can be regularly formed regardless of the kind of electrolytic plating and electroless plating. By the formation of the metal bumps 211, the formation of internal electrodes 21 is finished. In addition, the height of the metal bump is usually from 5 μm to 150 μm, and preferably from 10 μm to 100 μm.
After forming the internal electrodes 21, as shown in FIG. 3(E), a covercoat insulating layer 25 is formed on the surfaces of the leading conductors 23 of the insulating support film 24 by covercoating a resin on the surfaces. As shown in FIG. 3(F), holes 221 for external electrodes are then formed at definite positions of the covercoat insulating layer 25 and as shown in FIG. 3(G), a metal (soft solder) 222 is filled in the holes 221. A series of these steps can be carried out as the case of forming the internal electrodes 21 described above.
Thus, an auxiliary wiring plate 2 can be produced.
As the material for forming the covercoat insulating layer, the same material as the insulating layer 24 can be used and from the view point of the heat resistance, a polyimide film is preferably used and a heat ring-closing film or a photosensitive ring-closing polyimide film is particularly preferred.
As shown in FIG. 3(H'), a semiconductor chip 1 is mounted on the auxiliary wiring plate 2 at the internal electrode 11 side via a heat-welding polyimide film 3 in the state that the surface of the electrode side thereof faces the auxiliary wiring plate. The auxiliary wiring plate 2 and the semiconductor chip 1 are press-contacted with each other while heating them to melt the heat-welding polyimide film and weld the polyimide film to both the elements, and the polyimide film is then cured by cooling. Thus, as shown in FIG. 3(H), a heat-welding polyimide resin layer 3 is formed to encapsulate the gap between the semiconductor chip 1 and the auxiliary wiring plate 2. In addition, at the formation of the heat-welding polyimide resin layer 3, the heat-welding polyimide film is melted, whereby the internal electrodes 21 are brought into directly contact with the electrodes 11 of the semiconductor chip 1. The metal bumps 211 of the internal electrodes 21 are connected to the electrodes 11 of the semiconductor chip 1 by a collective press-connection such as a hot bar, a pulse heat, etc., or by an individual heat-press-connection by a single pint bonder to perform the electric connection of the semiconductor chip 1 and the auxiliary wiring plate 2. In addition, when the individual heat-press-connection by the single point binder is applied in the press-connection described above, it is preferred to lower the heat-press temperature by using ultrasonic bonding together. Solder bumps are used as the metal bumps 211 of the internal electrodes 21 and the connection of the metal bumps 211 and the electrodes 11 of the semiconductor chip 1 can be performed by a reflow soldering method. In this case, in the position adjustment of the electrodes 11 of the semiconductor chip 1 and the internal electrodes 21 of the auxiliary wiring plate 2, a discrepancy occurs a little, the discrepancy is corrected of itself by the surface tension of the molten soft solder, whereby the treatment for the alignment described below becomes unnecessary. Also, the electric connection may be simultaneously carried out at the formation of the heat-welding polyimide resin layer 3 described above.
In addition, in the case of forming a primer layer between the auxiliary wiring plate and the heat-welding polyimide resin layer see, FIG. 1(A")!, as the heat-welding polyimide film, the heat-welding polyimide film of a double structure having formed a primer layer may be used. That is, in the step of FIG. 3(H'), the semiconductor chip 1 is mounted on the auxiliary wiring plate 2 while interposing the heat-welding polyimide film of the double structure between them in the state that the primer layer faces the semiconductor chip 1-mounting surface of the auxiliary wiring plate 2. By performing the definite steps in the same manners as above, the heat-welding polyimide resin layer having the primer layer is formed in the gap between the semiconductor chip 1 and the auxiliary wiring plate 2.
In the step shown in FIG. 3(H), as a method of aligning the electrodes 11 of the semiconductor chip 1 and the metal bumps 211 of the internal electrodes 21 of the auxiliary wiring plate 2, as shown in FIG. 4, there is a method of forming dummy electrodes 11a to the semiconductor chip 1, fitting a bump 211a for alignment to each of the dummy electrodes, forming holes 212a for alignment in the auxiliary wiring plate 2, and inserting the bumps 211a for alignment in the holes 212a. In this case, it is necessary to form holes in the heat-welding polyimide film 3 at the positions corresponding to the bumps 211a for alignment. The height of the bump 211a for alignment is fairly higher than the metal bump 211 of the internal electrode 21. For example, when the height of the metal bump 211 is 20 μm, the height of the bump 211a for alignment is selected to be 50 μm. As the material of the bump 211a for alignment, when the bumps 211a are pressed at connecting the electrodes 11 of the semiconductor chip 1 to the metal bumps 211 of the auxiliary wiring plate 2, a material, which is softened at the connecting temperature, is used but when the bumps 211a are not pressed, there is no particular restriction on the material. In this case, it is preferred that the diameter of the holes 212a for alignment is selected such that the positional discrepancy of the electrode 11 of the semiconductor chip 1 and the metal bump 211 of the auxiliary wiring plate 2 is restrained below 10%.
Also, as the heat-welding polyimide film, a heat-welding polyimide film having a glass transition temperature of 300° C. or less, and preferably from 150° C. to 250° C., is preferably used. When at least one of the heat-welding polyimides represented by the formulae (1) to (5) described above is used, good results can be obtained.
The heat-welding polyimides represented by the formulae (1) to (5) described above are explained in detail below.
Each of these heat-welding polyimides can be produced by subjecting silicone-modified polyamic acid or unmodified polyamic acid, which is the precursor of the heat-welding polyimide, to an imide conversion by heating, etc. The silicone-modified polyamic acid or unmodified polyamic acid described above is prepared by reacting an acid anhydride, silicon-containing diamine, and silicon-free diamine shown below by conventional method.
Examples of the acid anhydride include 3,3',4,4'-biphenyltetracarboxylic acid dianhydride, 3,3',4,4'-benzophenonetetracarboxylic acid dianhydride, pyromellitic acid dianhydride, 2,2-bis(3,4-dicarboxyphenyl)propane dihydride, 2,2-bis(2,3-dicarboxyphenyl)hexafluoropropane dihydride, 2,2-bis(2,3-dicarboxyphenyl)propane dihydride, bis(3,4-dicarboxyphenyl)sulfone dihydride, bis(3,4-dicarboxyphenyl)etherdihydride, 1,1'-bis(2,3-dicarboxyphenyl)ethanedihydride, 2,3,6,7-naphthalenetetracarboxylic acid dihydride, 1,2,5,6-naphthalenecarboxyic acid dihydride, 1,4,5,8-naphthalenetetracarboxylic acid dihydride, 3,4,9,10-perylenetetracarboxylic acid dihydride, 2,3,6,8-anthracenetetracarboxylic acid dihydride, and 1,2,7,8-phenanthrenecarboxylic acid dihydride.
Examples of the silicon-containing diamine are the diaminosiloxanes represented by the following formula (15).
Specific examples thereof are bis(3-aminopropyl)tetramethyldisiloxane, bis(3-aminobutyl)tetramethyldisiloxane, α,ω-bis(3-aminopropyl)polydimethylsiloxane, and a dimethylsiloxane having a primary amine at both terminals. ##STR7## wherein R2 represents --CH2 CH2 CH2 --, --CH2 CH2 CH2 CH2 --, or ##STR8## and n represents an integer of from 1 to 100.
Examples of the silicon-free diamine include 2,2-bis 4-(4-aminophenoxy)phenyl!propane, bis 4-(4-aminophenoxy)phenyl!ether, bis 4-(3-aminophenoxy)phenyl!ether, 2,2-bis 4-(4-aminophenoxy)phenyl!hexafluoropropane, bis 4-(4-aminophenoxy)phenyl!sulfone, bis 4-(3-aminophenoxy)phenyl!sulfone, 4,4'-bis(4-aminophenoxy)biphenyl, 4,4'-bis(3-aminophenoxy)biphenyl, 1,4-bis(4-aminophenoxy)benzene, 1,3-bis(4-aminophenoxy)benzene, 4,4'-diaminophenyl ether, 3,4'-diaminodiphenyl ether, 4,4'-diaminodiphenylsulfone, 3,3'-diamonodiphenylsulfone, 4,4'-diaminodiphenyl sulfide, 3,3'-diaminodiphenyl sulfide, 4,4'-diaminobenzanilide, p-phenylenediamine, and m-phenylenediamine. In these silicon-free diamines, 2,2-bis 4-(4-aminophenoxy)phenyl!propane, bis 4-(4-aminophenoxy)phenyl!ether, bis 4-(4-aminophenoxy)phenyl!propane, bis 4-(4-aminophenoxy)phenyl!ether, bis 4-(4-aminophenoxy)phenyl!sulfone, and 1,4-bis(4-aminophenoxy)benzene.
The preferred combinations of the acid anhydride, the silicon-containing diamine, and the silicon-free diamine described above are as follows.
(a) Combination of bis(3,4-dicarboxyphenyl)sulfone dihydride, bis(3-aminopropyl)tetramethyldisiloxane, and bis 4-(3-aminophenoxy)phenyl!sulfone.
(b) Combination of bis(3,4-dicarboxyphenyl)ether dihydride, bis(3-aminopropyl)tetramethyldisiloxane, and bis 4-(4-aminophenoxy)phenyl!ether.
(c) Combination of 2,2-bis(2,3-dicarboxyphenyl)propane dihydride, bis(3-aminopropyl)tetramethyldisiloxane, and 2,2- 4-(4-aminophenoxy)phenyl!propane.
(D) Combination of 2,2-bis(3,4-dicarboxyphenyl)hexafluoropropane dihydride, bis(3-aminopropyl)tetramethyldisiloxane, and 2,2-bis 4-(4-aminophenoxy)phenyl!hexafluoropropane.
The primer layer described above is preferably formed using at least one of the polyimides represented by the following formulae (6) to (8). ##STR9##
In the above formulae (6) to (8), R4 represents ##STR10## R2 represents --C3 H6 --, --C4 H8 --, or ##STR11## ; R3 represents an aromatic silicon-free diamine residue; Ar represents an aromatic tetracarboxylic acid residue; n represents an integer of from 1 to 100; and c and d are numbers satisfying the relationship of c+d=1 and the relationship of 0.3≦c/(c+d)≦1.00; the polyimide represented by the formula (6) to (8) may be a random copolymer or a block copolymer.
The aromatic silicon-free diamine residue represented by R3 above generally has a molecular weight of from about 100 to 1,000. Preferably, the residue represented by R4 is used as the aromatic silicon-free diamine residue, R3.
The aromatic tetracarboxylic acid residue represented by Ar above has a molecular weight of from about 50 to 1,000, and preferably from 100 to 500.
n is an integer of from 1 to 100 as described above, but since a compound of the formula (15) described after is generally used in the form of a mixture of compounds having different n, n on the average is preferably from 2 to 10.
The relationship between c and d is generally the relationship described above, and c and d are preferably numbers satisfying the relationship of 0.5≦c/(c+d)≦0.9.
Each of these polyimides can be produced by subjecting silicone-modified polyamic acid or unmodified polyamic acid, which is the precursor of the heat-welding polyimide, to an imide conversion by heating, etc. The silicone-modified polyamic acid or unmodified polyamic acid described above is prepared by reacting an acid anhydride, silicon-containing diamine, and silicon-free diamine shown below by conventional method.
Examples of the acid anhydride include 3,3',4,4'-biphenyltetracarboxylic acid dianhydride, 3,3',4,4'-benzophenonetetracarboxylic acid dianhydride, pyromellitic acid dianhydride, 2,2-bis(3,4-dicarboxyphenyl)propane dihydride, 2,2-bis(2,3-dicarboxyphenyl)hexafluoropropane dihydride, 2,2-bis(2,3-dicarboxyphenyl)propane dihydride, bis(3,4-dicarboxyphenyl)sulfone dihydride, bis(3,4-dicarboxyphenyl)ether dihydride, 1,1'-bis(2,3-dicarboxyphenyl)ethane dihydride, 2,3,6,7-naphthalenetetracarboxylic acid dihydride, 1,2,5,6-naphthalenecarboxyic acid dihydride, 1,4,5,8-naphthalenetetracarboxylic acid dihydride, 3,4,9,10-perylenetetracarboxylic acid dihydride, 2,3,6,8-anthracenetetracarboxylic acid dihydride, and 1,2,7,8-phenanthrenecarboxylic acid dihydride.
Examples of the silicon-containing diamine are the diaminosiloxanes represented by the following formula (15).
Specific examples thereof include bis(3-aminopropyl)tetramethyldisiloxane, bis(3-aminobutyl)tetramethyldisiloxane, α,ω-bis(3-aminopropyl)polydimethylsiloxane, and a dimethylsiloxane having a primary amine at both the terminals. ##STR12## wherein R2 represents --CH2 CH2 CH2 --, --CH2 CH2 CH2 CH2 --, or ##STR13## and n represents an integer of from 1 to 100.
The diamine of the formula (15) above is used in the form of a mixture of diamines each having different n. Preferably, n is an integer of from 1 to 100, and n on the average is from 2 to 10.
Examples of the silicon-free diamine include 2,2-bis 4-(4-aminophenoxy)phenyl!propane, bis 4-(4-aminophenoxy)phenyl!ether, bis 4-(3-aminophenoxy)phenyl!ether, 2,2-bis 4-(4-aminophenoxy)phenyl!hexafluoropropane, bis 4-(4-aminophenoxy)phenyl!sulfone, bis 4-(3-aminophenoxy)phenyl!sulfone, 4,4'-bis(4-aminophenoxy)biphenyl, 4,4'-bis(3-aminophenoxy)biphenyl, 1,4-bis(4-aminophenoxy)benzene, 1,3-bis(4-aminophenoxy)benzene, 4,4'-diaminophenyl ether, 3,4'-diaminodiphenyl ether, 4,4'-diaminodiphenylsulfone, 3,3'-diamonodiphenylsulfone, 4,4'-diaminodiphenyl sulfide, 3,3'-diaminodiphenyl sulfide, 4,4'-diaminobenzanilide, p-phenylenediamine, and m-phenylenediamine. In these silicon-free diamines, 2,2-bis 4-(4-aminophenoxy)phenyl!propane, bis 4-(4-aminophenoxy)phenyl!ether, bis 4-(4-aminophenoxy)phenyl!propane, bis 4-(4-aminophenoxy)phenyl!ether, bis 4-(4-aminophenoxy)phenyl!sulfone, and 1,4-bis(4-aminophenoxy)benzene.
The preferred combinations of these three components are as follows.
(e) Combination of 3,3',4,4'-biphenyltetracarboxylic acid dihydride, bis(3-aminopropyl)tetramethyldisiloxane, and 4,4'-bis(4-aminophenoxy)biphenyl.
(f) Combination of 3,3',4,4'-benzophenonetetracarboxylic acid dihydride, bis(3-aminopropyl)tetramethyldisiloxane, and 1,4-bis(4-aminophenoxy)benzene.
The preferred combination of the material for forming the heat-welding polyimide layer described above and the material for forming the primer layer described above is the combination of the heat-welding polyimide represented by the formula (1) described above and the polyimide represented by the formula (6) described above.
The semiconductor chip 1 is mounted on the auxiliary wiring plate 2 and after encapsulating the gap between both the members with the heat-welding polyimide resin layer 3, as shown in FIG. 3(I), if necessary, the entire surface of the semiconductor chip 1 excluding the circuit-formed surface (the surface of the electrode 11 side) may be encapsulated with a resin 4. For resin encapsulation, conventional method such as a transfer molding method, a potting method, a casting method, a seed lamination, etc., can be applied. In addition, the application of resin encapsulation of the semiconductor chip excluding the circuit-formed surface (the surface of the electrode side) is unnecessary if there is no particular inconvenience in the mounting property, the reliability, etc. The semiconductor device wherein only the gap between the semiconductor chip and the auxiliary wiring plate is encapsulated has an advantage that the heat radiating property is improved as described below.
After resin encapsulation as described above, by forming solder bumps (not shown) of the external electrodes 22 in the same manner as forming the metal bumps 211 of the internal electrodes, the production of a semiconductor device is finished.
The semiconductor device can be packaged with a circuit substrate by, for example, a reflow soldering method and in this case, since the external electrodes each comprises a solder bump, even when the position adjustment of the external electrodes of the semiconductor device and the conduct terminals of the circuit substrate for packaging has a discrepancy a little, the positions are corrected by itself by the surface tension of the molten soft solder.
In the production method of the semiconductor device described above, the production steps are not limited to the above steps in the present invention. For example, after forming the covercoat insulating layer 25 and before the formation of the external electrodes, the semiconductor chip 1 is connected, the gap between the semiconductor chip 1 and the auxiliary wiring plate 2 is resin-encapsulated, and the external electrodes are then formed to the covercoat insulating layer 25.
In the present invention, the mode of resin-encapsulating the semiconductor device is not limited to the embodiment shown in FIG. 1 and, for example, there are other embodiments shown in FIGS. 5(A) to (E). In addition, in FIG. 5, the same portions as FIG. 1 are shown by the same numerals as FIG. 1.
First, in the semiconductor device shown in FIG. 5(A), the gap of a semiconductor chip 1 and an auxiliary wiring plate 2 is encapsulated with a heat-welding polyimide resin layer 3, and the side edge portions of the semiconductor chip 1 and the surface (the upper surface in the figure) of the semiconductor chip 1 opposite the circuit-formed surface are encapsulated with a silicone resin 4. In the semiconductor device shown in FIG. 5(B), the gap between the semiconductor chip 1 and the auxiliary wiring plate 2 is encapsulated with a heat-welding polyimide resin layer 3, and the side edge portions of the semiconductor chip 1 and the surface of the semiconductor chip opposite the circuit-formed surface are encapsulated by adhering an adhesive sheet 33 (for example, an adhesive sheet using an epoxy-rubber-series resin as an adhesive). In the semiconductor device shown in FIG. 5(C), a part of the surface (the upper surface) of the semiconductor chip 1 opposite the circuit-formed surface in the semiconductor device shown in FIG. 5(B) is exposed. By exposing a part of the surface of the semiconductor chip 1 opposite the circuit-formed surface as shown in FIG. 5(C), the heat radiation is improved.
In the semiconductor devices shown in FIG. 5(D) and FIG. 5(E), a reinforcing frame 34 (made of a synthetic resin or made of a metal) is fixed.
As a semiconductor device having other resin-encapsulated mode, there are semiconductor devices shown in FIG. 6(A) to (D). In these semiconductor devices, for improving the heat radiating property of each semiconductor chip 1, the surface of the semiconductor chip 1 opposite the circuit-formed surface is exposed or a heat radiating fin is used. In addition, in FIG. 6, the same portions as FIG. 1 are shown by the same numerals as FIG. 1.
First, in the semiconductor device shown in FIG. 6(A), the surface of the semiconductor chip 1 opposite the circuit-formed surface is completely exposed and in the semiconductor device shown in FIG. 6(B), a heat radiating fin 35 is equipped to the surface of the semiconductor chip 1 opposite the circuit-formed surface thereof with a heat-conductive adhesive 36. In the semiconductor device shown in FIG. 6(C), a heat spreader 35 is equipped to the surface of the semiconductor device 1 opposite the circuit-formed surface with an encapsulating resin 3. In the semiconductor device shown in FIG. 6(D), internal metal-filled holes 371, which are not in contact with the electrodes 11 of the semiconductor chip 1, an internal conductor 372 (different from a leading conductor 23) thermally connected to the internal conductors 372, and external metal-filled holes 373 and metal bumps 374, which are thermally connected to the internal conductor 372, are formed, and the generated heat of the semiconductor chip 1 is radiated through the heat-transmitting route formed by them.
In the semiconductor device shown in FIG. 6(D), it is effective as a heat-radiating means that as shown by the dotted lines, conductors (copper foil) 23a are left as many as possible with a definite interval from the leading conductor 23 and the remaining conductors 23a are used as a heat spreader and also a heat-radiating dummy is formed.
The second embodiment of the production method of semiconductor device of the present invention is explained.
The production method is a method of using an auxiliary wiring plate having formed a heat-welding polyimide resin layer on the semiconductor chip-mounting surface. An embodiment of the auxiliary wiring plate is shown in FIG. 11. As shown in FIG. 11, a heat-welding polyimide resin layer 3 is formed on an insulating layer 24. In addition, in the figures, the same portions as FIG. 3 are shown by the same numerals as FIG. 3. The auxiliary wiring plate can be obtained by preparing an auxiliary wiring plate of the type used in the embodiment of the first production method of the present invention through the steps shown in FIG. 3(A) to (G) and forming a heat-welding polyimide resin layer 3 on the auxiliary wiring plate (on the insulating layer 24). The heat-welding polyimide resin layer can be formed by preparing an auxiliary wiring plate see, FIGS. 3(A) to (G)! and laminating a heat-welding polyimide film on the plate, or coating a heat-welding polyimide varnish on the plate and removing a solvent by heating.
In the case of forming a primer layer, for example, the polyimide shown by the formulae (6) to (8) described above is dissolved in a solvent to prepare a varnish, the varnish is coated on an auxiliary wiring plate see, FIG. 3(G)! followed by drying to form a primer layer, and the heat-welding polyimide resin layer is formed thereon by the above method, whereby the auxiliary wiring plate having the primer layer and the heat-welding polyimide resin layer is obtained.
There is also a method of laminating a polyimide film for forming a primer layer on an auxiliary wiring plate see FIG. 3(G)! to form a primer layer and then forming thereon the heat-welding polyimide resin layer.
A semiconductor chip 1 is mounted on the heat-welding polyimide resin layer 3 of the auxiliary wiring layer shown in FIG. 11, and by following the same steps as the first production method described above, the semiconductor device can be produced. Accordingly, in the second production method of the present invention, the formation method of the polyimide resin layer is different from the first production method of the present invention and in other steps, the procedures and the conditions are the same as those in the first production method and also the materials for forming the heat-welding polyimide resin layer, etc., are the same as those in the latter method.
As described above, the feature of the second production method of the present invention is to use the auxiliary wiring plate having formed the heat-welding polyimide resin layer on the semiconductor chip-mounting surface thereof, and by using the auxiliary wiring plates, the effect that the continuous production of semiconductor devices becomes possible, etc., can be obtained.
As the auxiliary wiring plate having formed a heat-wiring polyimide resin layer on the semiconductor chip-mounting surface thereof, there is tape carriers for semiconductor device developed by the inventors.
The tape carriers for semiconductor device are generally classified into a tape carrier wherein the internal electrodes are covered by a heat-welding polyimide film (type A) and a tape carrier wherein the internal electrodes are exposed without being covered by a film (type B). The common feature to these tape carriers for semiconductor device is that they have a heat-welding polyimide film formed using at least one of the heat-welding polyimides represented by the formulae (1) to (5) described above. As described before, the specific silicone-modified polyimide has a very high adhesive force to both the semiconductor chip and the auxiliary wiring plate (high-molecular weight film) and also is excellent in the heat-welding property and the chemical resistance. In addition, the thickness of the heat-welding polyimide film is usually from 5 μm to 80 μm, and preferably from 10 μm to 40 μm.
First, the tape carrier for semiconductor device of the type A described above is explained.
FIG. 7 shows an embodiment of the tape carrier for semiconductor device of the type A described above. As shown in FIG. 7, the tape carrier for semiconductor device has the same construction as the auxiliary wiring plate described above excluding the heat-welding polyimide film 3. That is, a insulating layers 24 and 25 are laminated to form a high molecular weight film of a double layer structure and leading conductors 23 are disposed at definite portions of the interface between the insulating layers 24 and 25. As the insulating layers 24 and 25, it is preferred from the view point of the heat resistance to use a polyimide film. One end of the leading conductor 23 is connected to each internal electrode 21 and the other end of the leading conductor 23 is connected to each external electrode 22. The surface of the high-molecular weight film comprising the insulating layers 24 and 25 at the semiconductor chip-mounting side is covered by a specific heat-welding polyimide film. The heat-welding polyimide film is formed with at least one of the heat-welding polyimides represented by the formulae (1) to (5) described above. The heat-welding polyimide film covers the internal electrodes 21.
The tape carrier for semiconductor of the type A can be prepared by disposing leading conductors in the inside of the high-molecular film, forming internal electrodes (metal bumps), and covering the surface of the high-molecular weight film with the heat-welding polyimide film.
That is, as shown in FIG. 9(A) to (G), a high-molecular weight film 2 having internal electrodes 21, external electrodes 22, and leading conductors 23 is prepared. The high-molecular weight film can be prepared in the same manner as the production of the auxiliary wiring plate described above. Accordingly, the formation conditions and the materials used, etc., are the same as the case of producing the auxiliary wiring plate. In FIG. 9, the same portions as FIG. 3 are indicated by the same numerals. As shown in FIG. 9(H), the surface of the high-molecular weight film is covered with the heat-welding polyimide film 3 by, for example, a heat laminating method. As other method, the heat-welding polyimide film 3 can be formed by dissolving the heat-welding polyimide in a solvent and coating the solution on the surface of the high-molecular weight film followed by drying. Thus, the tape carrier for semiconductor device of the type A shown in FIG. 7 can be prepared.
That is, since according to the method, after the formation of the internal electrodes (metal bumps), the surface of the high-molecular weight film is covered with the heat-welding polyimide film, the internal electrodes are also covered with the same film.
An embodiment of the tape carrier for semiconductor device of the type B is shown in FIG. 8. The tape carrier for semiconductor device shown in FIG. 8(A) has the same construction as the tape carrier for semiconductor device of the type A except that the internal electrodes 21 are exposed. As the case of the tape carrier of the type A described above, it is preferred from the view point of the heat resistance that the polyimide film is used for the insulating layers 24 and 25.
The tape carrier for semiconductor device of the type B can be prepared, for example, as follows.
First, a high-molecular weight film having disposed in the inside thereof leading conductors is prepared and the heat-welding polyimide film is formed on the surface thereof by the laminating method or a coating method. Internal electrodes are formed in the high-molecular weight film including the heat-welding polyimide film by the steps of the formation of holes, metal filling, the formation of metal bumps, etc., (see FIG. 3). Thus, the tape carrier for semiconductor device of the type B having internal electrodes projecting from the heat-welding polyimide film can be prepared.
As other production method of the tape carrier for semiconductor device of the type B, there is a method of preparing the tape carrier for semiconductor device of the type A described above. The portions of the heat-welding polyimide film corresponding to the internal electrodes 21 are partially melt-removed by heating, etc., to expose the internal electrodes.
In the tape carrier for semiconductor device shown in FIG. 8(B), the high-molecular weight film has a monolayer structure composed of an insulating layer 25 only. In addition, in FIG. 8(B), external electrodes are omitted and the same portions as FIG. 8(A) are indicated by the same numerals as FIG. 8(A). From the view point of the heat resistance, it is preferred that a polyimide film is used as the insulating layer 25.
In the tape carriers for semiconductor device of the type A and the type B, it is preferred that a primer layer exists between the high-molecular weight film and the heat-welding polyimide film. The method of forming the primer layer is the same as the method described above. That is, before forming the heat-welding polyimide film, the primer layer is formed by the coating method or the laminating method described above. When after forming the internal electrodes (metal bumps), the primer layer and the heat-welding polyimide film are formed, the tape carrier for semiconductor device of the type A is obtained, while when after forming the primer layer and the heat-welding polyimide layer, the internal electrodes (metal bumps) are formed, the tape carrier for semiconductor device of the type B is obtained.
As described above, the tape carrier for semiconductor device of the present invention includes the tape carrier for semiconductor device (type A) wherein the internal electrodes are covered and the tape carrier for semiconductor device (type B) wherein the internal electrodes are exposed. In these tape carriers, the selection of the type is properly determined by the kind of the semiconductor chip which is mounted thereto, the condition for the heat-press-adhering treatment, etc. In addition, the tape carrier for semiconductor device of the type A has the advantage of excellent in the storage managing property, etc., since the internal electrodes are protected with the heat-welding polyimide film. On the other hand, the tape carrier for semiconductor device of the type B has the advantage that in the production of a semiconductor device, after mounting a semiconductor chip on the tape carrier, the heat-press-contacting step of the semiconductor chip and the tape carrier semiconductor can be carried out under a mild condition since the internal electrodes are in the state of being exposed.
The production of semiconductor devices using these tape carrier for semiconductor device is fundamentally the same as the production method described above. That is, a semiconductor chip is mounted on the heat-welding polyimide film of the tape carrier, and the tape carrier and the semiconductor chip are press-contacted with each other under heating to melt the heat-welding polyimide film and weld the film to both the members. By curing the heat-welding polyimide film by cooling, etc., the heat-welding polyimide resin layer is formed to encapsulate the gap between the semiconductor chip and the tape carrier. By carrying out the definite steps described above, the electrodes of the semiconductor chip are connected to the internal electrodes of the tape carrier, solder bumps of the external electrodes are formed, and, if necessary, the semiconductor chip is encapsulated with a resin, whereby a semiconductor device can be produced. The means and the conditions of the alignment, etc., at mounting the semiconductor chip are the same as described above.
Other advantage of using the tape carrier for semiconductor device is that the continuous production of semiconductor devices can easily be practiced. That is, a belt-like tape carrier for semiconductor device, wherein internal electrodes, external electrodes, leading conductors, and the heat-welding polyimide film are formed per each semiconductor chip, is prepared and while travelling the tape carrier in the longitudinal direction, by successively continuing the mounting work of semiconductor chips, etc., by a film-carrier system, semiconductor devices can be continuously produced.
In the tape carrier for semiconductor device of the present invention, the area of the surface thereof is the same as the bottom area of the semiconductor chip 1 (the area of the circuit-formed surface, usually (3 to 20) mm×(3 to 20) mm) or is more less than 200% of the surface area, and more preferably less than 130% of the surface area.
In the tape carrier for semiconductor device of the present invention, the interval between the external electrodes is as wide as possible for preventing the occurrence of bridge at soldering the tape carrier to a circuit substrate for packaging. The intervals of the external electrodes are usually the same interval for each pair of the external electrodes.
In the tape carrier for semiconductor device of the present invention, it is preferred that an insulating layer is formed on the back surface of the high-molecular weight film excluding the exposed surfaces of the external electrodes, and it is particularly preferred that the insulating layer is an insulating layer formed by a polyimide. The formation of the insulating layer is for preventing the corrosion of the leading conductors of the auxiliary wiring plate and for preventing the occurrence of defect of the electric contact to other circuits (short-circuiting).
As described above, in the semiconductor device of the present invention, the semiconductor chip is mounted on the auxiliary wiring plate and at least the gap between the auxiliary wiring plate and the semiconductor chip is encapsulated by the formation of the heat-welding polyimide resin layer. The heat-welding polyimide resin layer has a high adhesive property to the semiconductor chip and the auxiliary wiring plate. Thus, in the semiconductor device of the present invention, even when a heat treatment such as soldering packaging, etc., is carried out, the occurrence of gaps between the semiconductor chip and the heat-welding polyimide resin layer, between the auxiliary wiring plate and the heat-welding polyimide resin layer, etc., are restrained and thus the occurrence of cracks of the encapsulating resin accompanied the occurrence of the gaps is prevented. As a result, the reliability of the semiconductor device is improved. Accordingly, when the present invention is applied to, for example, a semiconductor device of the CSP type, the semiconductor device of the CSP type which can carry out high-density mounting and is very excellent in the reliability can be obtained. Such a semiconductor device can be efficiently produced by the production method of semiconductor device of the present invention, and can be particularly preferably produced by using the tape carrier for semiconductor device of the present invention.
The tape carrier for semiconductor device becomes the auxiliary wiring plate and previously has the specific heat-welding polyimide film. Accordingly, by using tape carrier for semiconductor device of the present invention, semiconductor devices wherein the gap between the semiconductor chip and the auxiliary wiring plate is encapsulated by the formation of the heat-welding polyimide resin layer can be continuously produced by a tape carrier system and the reduction of the production cost of semiconductor devices is expected.
In the present invention, it is also preferred that as the heat-welding polyimide, at least one of the polyimides represented by the formulae (1) to (5) described above is used. That is, these polyimides have a very high adhesive force to the semiconductor chips and the auxiliary wiring plates and also are excellent in the heat-welding property and the chemical resistance. Accordingly, in the semiconductor device obtained by the application of the polyimide, since the adhesive force is very high, the occurrence of the defect of electroconductivity is more lowery restrained and also since the polyamide is excellent in the heat-welding property, the production efficiency of the semiconductor devices is improved. Also, since the polyimide is excellent in the chemical resistance, the chemical resistance of the tape carrier for semiconductor device used for the production of semiconductor devices is improved.
Moreover, in the present invention, when the heat-welding polyimide resin layer is adhered to the auxiliary wiring plate via the primer layer, by the action of the primer layer, both members are strongly adhered to each other. As a result, in the semiconductor device obtained, the occurrence of the defect of electroconductivity becomes more reduced and thus, the reliability of the semiconductor device can be more improved.
The present invention is explained in more detail by reference to the examples and the comparative examples.
First, prior to the description of the examples and the comparative examples, the silicone-modified polyimides represented by the following formulae (9) to (14) were prepared. ##STR14## wherein R1 represents ##STR15## ; R2 represents --C3 H6 --; a represents 0.62; b represents 0,38; and n represents 9. ##STR16## wherein R1 represents ##STR17## ; R2 represents --C3 H6 --; a represents 0.62; b represents 0.38; and n represents 9. ##STR18## wherein R1 represents ##STR19## ; R2 represents --C3 H6 --; a represents 0.62; b represents 0.38; and n represents 9. ##STR20## wherein Ar represents ##STR21## ; R2 represents --C3 H6 --; R3 represents ##STR22## represents 0.62; b represents 0.38; and n represents 9. ##STR23## wherein R1 represents ##STR24## ; R2 represents --C3 H6 --; a represents 0.85; b represents 0.15; and n represents 9. ##STR25## wherein R4 represents ##STR26## ; R2 represents --C3 H6 --; c represents 0.965; d represents 0.035; and n represents 1.
EXAMPLE A (1 TO 15)
Each of semiconductor devices was prepared using each of the support films and the heat-welding polyimide films shown in Tables 1 to 3 below by the method (the first production method described above) of mounting a semiconductor chip on the surface of an auxiliary wiring plate via the heat-welding polyimide film. That is, internal electrodes having metal bumps of 50 μm in height were formed to a support of 50 μm in thickness having the same area as the bottom surface of the semiconductor chip. The heat-welding polyimide film of 25 μm in thickness was disposed on the surface (the surface of the internal electrode side) of the auxiliary wiring plate, the semiconductor chip 15.0 mm×15.0 mm×0.375 mm(thick)! for reliability evaluation was mounted on the film, the auxiliary wiring plate and the semiconductor chip were press-contacted each other under the condition of 350° C. to form a heat-welding polyimide resin layer. Thereafter, the connection of electrodes each other and resin-encapsulation of the semiconductor chip were carried out to obtain the semiconductor device of the CSP type. The size of the semiconductor device was 17.0 mm×17.0 mm×0.55 mm(thick).
In Tables 1 to 3 below, PI shows a polyimide film, PET shows a polyethylene terephthalate film, and PP shows a polypropylene film.
The alkali treatment was carried out by immersing the support film in an aqueous solution of 0.1N potassium hydroxide for 5 hours and the plasma treatment was carried out by applying a glow discharging treatment to the support film under the conditions of 100 W, 13.56 mHz, and 30 seconds in an oxygen gas atmosphere of 0.1 torr. The measurement of the surface tension was carried out by a contact angle method using the Fowkes's equation.
              TABLE 1                                                     
______________________________________                                    
       Example A                                                          
       1      2      3         4     5                                    
______________________________________                                    
Support Film                                                              
         PI       PET    Alkali- Plasma-                                  
                                       Plasma-                            
(kind)                   treated treated                                  
                                       treated                            
                         PET     PP    PI                                 
Surface  47       42     53      59    65                                 
Tension γ                                                           
(mJ/m.sup.2)                                                              
Heat-welding                                                              
         (9)      (9)    (9)     (9)   (9)                                
Polyimide                                                                 
(Formula)                                                                 
______________________________________                                    

              TABLE 2                                                     
______________________________________                                    
       Example A                                                          
       6      7      8         9     10                                   
______________________________________                                    
Support Film                                                              
         PI       PET    Alkali- Plasma-                                  
                                       Plasma-                            
(kind)                   treated treated                                  
                                       treated                            
                         PET     PP    PI                                 
Surface  47       42     53      59    65                                 
Tension γ                                                           
(mJ/m.sup.2)                                                              
Heat-welding                                                              
         (10)     (10)   (10)    (10)  (10)                               
Polyimide                                                                 
(Formula)                                                                 
______________________________________                                    

              TABLE 3                                                     
______________________________________                                    
       Example A                                                          
       11     12     13        14    15                                   
______________________________________                                    
Support Film                                                              
         PI       PET    Alkali- Plasma-                                  
                                       Plasma-                            
(kind)                   treated treated                                  
                                       treated                            
                         PET     PP    PI                                 
Surface  47       42     53      59    65                                 
Tension γ                                                           
(mJ/m.sup.2)                                                              
Heat-welding                                                              
         (11)     (11)   (11)    (11)  (11)                               
Polyimide                                                                 
(Formula)                                                                 
______________________________________
In regard to the semiconductor devices of Example A (1 to 15) thus obtained, the adhesive force and the degree of defect of electroconductivity were measured. The results obtained are shown in Table 4 and Table 5. In addition, the measurements were carried out by the following methods.
Adhesive Force!
The adhesive force was measured by a 90 degree peeling test. That is, the auxiliary wiring plate was peeled from the semiconductor chip in the perpendicular direction to the bottom of the semiconductor chip and the peeling strength at the case was defined as the adhesive force (g/cm).
Degree of Defect of Electroconductivity!
A pressure cooker test (PCT) was carried out in saturated steam of 121° C. and after 200 hours from the beginning of the PCT, the conductivity was determined. Also, the ratio of the number of semiconductors wherein the defect of electroconductivity occurred to one hundred semiconductor devices tested was defined as the degree of defect of electroconductivity (%). In addition, the occurrence of the defect of electroconductivity is caused by the defect of the bump connection between the auxiliary wiring plate and the semiconductor chip, the corrosion of the semiconductor chip circuits, etc.
              TABLE 4                                                     
______________________________________                                    
1          2      3      4    5    6    7    8                            
______________________________________                                    
Adhesive                                                                  
        900    1000   1100 1150 1500 800  900  1050                       
Force (g/cm)                                                              
Degree of                                                                 
        0      0      0    0    0    0    0    0                          
Defect of                                                                 
Electro-                                                                  
conductivity                                                              
(%)                                                                       
______________________________________                                    

              TABLE 5                                                     
______________________________________                                    
Example A                                                                 
9           10     11      12   13    14   15                             
______________________________________                                    
Adhesive                                                                  
        1100    1750   400   400  420   500  600                          
Force (g/cm)                                                              
Degree of                                                                 
        0       0      0     0    0     0    0                            
Defect of                                                                 
Electro-                                                                  
conductivity                                                              
(%)                                                                       
______________________________________
From the results shown in Table 4 and Table 5, it can be seen that in the semiconductor devices of Example A each having formed therein the heat-welding polyimide resin layer, the adhesive force of the semiconductor chip and the auxiliary wiring plate was high and the defect of electroconductivity did not occur. Thus, it can be said that the semiconductor devices, wherein the gap of the auxiliary wiring plate and the semiconductor chip was encapsulated by the formation of the heat-welding polyimide resin layer, were excellent in the reliability. In particular, in the semiconductor devices of Example A wherein the surface tension of the support film was 35 mJ/m2 or higher, good results were obtained.
EXAMPLE B (1 TO 20)
In Example B, each definite uneven surface was formed as the surface of each support film. That is, by following the same procedure as in Example A except that the support films and the heat-welding polyimide films shown in Table 6 to Table 9 below were used, semiconductor devices were prepared.
In addition, in the following Tables 6 to 9, ion etching was carried out to the support film by generating ion by performing high-frequency discharging for 5 minutes under the conditions of 3×10-3 torr (0.4 Pa) and 13.56 MHz in a nitrogen atmosphere. The solvent treatment was carried out by immersing the support film in xylene heated to 80° C. for 3 hours. The ultraviolet (UV) treatment was carried out by irradiating the support film with ultraviolet rays of 100 W, and also the alkali treatment was carried out by immersing the support film in an aqueous solution of 0.1N potassium hydroxide for 5 hours. The corona treatment was carried out by applying low-frequency corona discharging at 1200 kHz and 33 W for one minute.
              TABLE 6                                                     
______________________________________                                    
       Example B                                                          
Support Film                                                              
         1        2       3       4     5                                 
______________________________________                                    
Material PI       PET     PMP     PPS   PES                               
Thickness                                                                 
         50       50      80      30    20                                
(μm)                                                                   
Surface  Ion      Ion     Ion     Ion   Ion                               
Treatment                                                                 
         Etching  Etching Etching Etching                                 
                                        Etching                           
Surface  0.05     0.06    0.07    0.01  0.03                              
Unevenness                                                                
(μm)                                                                   
Heat-Welding                                                              
          (9)      (9)     (9)     (9)   (9)                              
Polyimide                                                                 
(Formula)                                                                 
______________________________________                                    
 PI: Polyimide;                                                           
 PET: Polyethylene terephthalate;                                         
 PMP: Polymethylpentene;                                                  
 PPS: Polyphenylene sulfide;                                              
 PES: Polyether sulfone                                                   

              TABLE 7                                                     
______________________________________                                    
       Example B                                                          
Support Film                                                              
         6        7       8       9     10                                
______________________________________                                    
Material PEEK     Teflon  PI      PET   PMP                               
Thickness                                                                 
         40       100     50      50    80                                
(μm)                                                                   
Surface  Ion      Ion     Ion     Ion   Ion                               
Treatment                                                                 
         Etching  Etching Etching Etching                                 
                                        Etching                           
Surface  0.04     0.08    0.05    0.06  0.07                              
Unevenness                                                                
(μm)                                                                   
Heat-Welding                                                              
         (9)      (9)     (10)    (10)  (10)                              
Polyimide                                                                 
(Formula)                                                                 
______________________________________                                    
 PEEK: Polyether ether ketone;                                            
 PI: Polyimide;                                                           
 PET: Polyethylene terephthalate;                                         
 PMP: Polymethylpentene                                                   

              TABLE 8                                                     
______________________________________                                    
       Example B                                                          
Support Film                                                              
         11       12      13      14    15                                
______________________________________                                    
Material PPS      PES     PEEK    Teflon                                  
                                        PMP                               
Thickness                                                                 
         30       20      40      100   80                                
(μm)                                                                   
Surface  Ion      Ion     Ion     Ion   Solvent                           
Treatment                                                                 
         Etching  Etching Etching Etching                                 
                                        Treat-                            
                                        ment                              
Surface  0.01     0.03    0.04    0.06  0.08                              
Unevenness                                                                
(μm)                                                                   
Heat-welding                                                              
         (10)     (10)    (10)    (10)  (10)                              
Polyimide                                                                 
(Formula)                                                                 
______________________________________                                    
 PPS: Polyphenylene sulfide;                                              
 PES: Polyether sulfone;                                                  
 PEEK: Polyether ether ketone;                                            
 PMP: Polymethylpentene                                                   

              TABLE 9                                                     
______________________________________                                    
       Example B                                                          
Support Film                                                              
         16       17      18      19    20                                
______________________________________                                    
Material PET      PI      PET     PI    PI                                
Thickness                                                                 
         50       50      50      50    50                                
(μm)                                                                   
Surface  Alkali   UV      Corona  Sand  Ion                               
Treatment                                                                 
         Treat-   Treat-  Treat-  Blast Etching                           
         ment     ment    ment                                            
Surface  0.1      0.02    0.1     0.18  0.05                              
Unevenness                                                                
(μm)                                                                   
Heat-welding                                                              
         (10)     (10)    (10)    (10)  (11)                              
Polyimide                                                                 
(General                                                                  
Formula)                                                                  
______________________________________                                    
 PET: Polyethylene terephthalate;                                         
 PI: Polyimide
In regard to the semiconductor devices of Example B (1 to 20) thus obtained, the adhesive force and the degree of defect of electroconductivity were measured by the methods described above. The results are shown in Tables 10 to 12.
              TABLE 10                                                    
______________________________________                                    
Example B                                                                 
1           2      3       4    5     6    7                              
______________________________________                                    
Adhesive                                                                  
        2000    1800   1350  750  850   1000 300                          
Force                                                                     
(g/cm)                                                                    
Degree of                                                                 
        0       0      0     0    0     0    0                            
Defect of                                                                 
Electro-                                                                  
conductivity                                                              
(%)                                                                       
______________________________________                                    

              TABLE 11                                                    
______________________________________                                    
       Example B                                                          
       8    9      10      11   12    13   14                             
______________________________________                                    
Adhesive Force                                                            
         2300   1800   1850  800  830   1050 330                          
(g/cm)                                                                    
Degree of                                                                 
         0      0      0     0    0     0    0                            
Defect of                                                                 
Electro-                                                                  
conductivity                                                              
(%)                                                                       
______________________________________                                    

              TABLE 12                                                    
______________________________________                                    
       Example B                                                          
       15   16       17     18     19   20                                
______________________________________                                    
Adhesive Force                                                            
         600    1300     1600 1200   700  700                             
(g/cm)                                                                    
Degree of                                                                 
          0       0        0    0     0    0                              
Defect of                                                                 
Electro-                                                                  
conductivity                                                              
(%)                                                                       
______________________________________
From the results shown in Tables 10 to 12 above, it can be seen that in each of the semiconductor devices of Example B, wherein a definite uneven surface was formed on the support film, the adhesive force of the semiconductor chip and the auxiliary wiring plate became very high. Also, in the semiconductor devices of Example B, the defect of electroconductivity did not occur. Thus, it can be said that by forming a definite uneven surface on the auxiliary wiring plate, the reliability of the semiconductor device can be more improved.
EXAMPLE C-1
A high-molecular weight film comprising a polyimide film (auxiliary wiring plate) having a copper circuit of a definite pattern on the back surface thereof equipped with gold bumps (50 μm height) electrically connected to the copper circuit on the surface thereof was prepared, and the heat-welding polyimide film (30 μm thick) represented by the formula (9) above was adhered on the surface of the high-molecular film by a heat lamination to obtain a tape carrier for semiconductor device. The tape carrier for semiconductor device was of the type A wherein the internal electrodes (the gold bumps) were covered with the heat-welding polyimide film.
The semiconductor chip for a reliability evaluation which was the same as that of Example A was mounted on the tape carrier for semiconductor device, the bump connection was carried out by heat-press adhering (at 350° C.), and the heat-welding polyimide resin layer was formed to obtain a semiconductor device of the CSP type. The configurational view of the semiconductor device is shown in FIG. 10(A). In FIG. 10(A), numeral 1 is the semiconductor chip, numeral 2a is the high-molecular weight film, numeral 3 is the heat-welding polyimide film, and numeral 4 is the encapsulating resin.
EXAMPLE C (2 TO 5)
By following the same procedure as in Example C-1 except that in Example C-2, the heat-welding polyimide represented by the formula (11) above was used, in Example C-3, the heat-welding polyimide represented by the formula (10) above was used, in Example C-4, the heat-welding polyimide represented by the formula (12) above, and in Example C-5, the heat-welding polyimide represented by the formula (13) above was used, semiconductor devices were produced.
Comparative Example C-1
By following the same procedure as in Example C-1 except that the heat-welding polyimide film was not used, a semiconductor device was produced.
Comparative Example C-2
By following the same procedure as in Comparative Example C-1, a semiconductor device was produced. The gap between the semiconductor chip and the auxiliary wiring plate (the high-molecular weight film) of the semiconductor device was encapsulated by the formation of the epoxy resin layer. That is, by compounding 100 parts by weight of a bisphenol A-type epoxy resin (epoxy equivalent: 180), 100 parts by weight of methylhexahydrophthalic anhydride (acid equivalent: 162), and 0.5 part by weight of 2-methylimidazole (curing catalyst), a liquid epoxy resin composition for encapsulation was prepared by an ordinary manner. The epoxy resin composition was injected in the gap between the semiconductor chip and the auxiliary wiring plate using a dispenser followed by curing to form the epoxy resin layer.
In regard to the semiconductor devices of Example C (1 to 5) and Comparative Example C (1 and 2), the adhesive force and the degree of defect of electroconductivity were measured by the methods shown below. The results are shown in Table 13 below.
Adhesive Force!
By adhering the tape carrier for semiconductor device to a semiconductor chip, a test material for measuring adhesive force was prepared. Also, as shown in FIG. 10(B), the adhesive force was measured by carrying out the 90 degree peeling test in the same method described above.
Degree of Defect of Electroconductivity!
The degree of defect of electroconductivity after performing PCT was measured in the same method as described above.
              TABLE 13                                                    
______________________________________                                    
                          Comparative                                     
Example C                 Example C                                       
1           2      3       4    5     1    2                              
______________________________________                                    
Adhesive                                                                  
        1200    1100    1350 1080 1270  --   100                          
Force (g/cm)                                                              
Degree of                                                                 
        1       1       0    1    0     95   78                           
Defect of                                                                 
Electro-                                                                  
conductivity                                                              
(%)                                                                       
______________________________________
From the results shown in Table 13 above, it can be seen that the tape carriers for semiconductor device of Example C each having the heat-welding polyimide film have a high adhesive force and in the semiconductor devices (each having formed the heat-welding polyimide resin layer) produced using each of the tape carriers, the defect of electroconductivity did not occur or the degree of defect of electroconductivity was very low, which showed that in the semiconductor devices of Example C, the adhesive force of the semiconductor chip and the heat-welding polyimide resin layer and the adhesive force of the auxiliary wiring plate and the heat-welding polyimide resin layer were very high, whereby the reliability (in particular, the moisture-proof reliability) of the semiconductor devices was excellent. Also, in the production of the semiconductor devices of Example C, since the tape carrier for semiconductor device was used, the works such as the formation of the heat-welding polyimide resin layer, etc., could be efficiently carried out.
On the other hand, from the results shown in Table 13 above, it can also be seen that in the tape carrier for semiconductor device of Comparative Example C-1 which did not have a heat-welding polyimide film, the tape carrier did not have the adhesive force to the semiconductor chip and in the semiconductor device using the tape carrier, the defect of electroconductivity occurred much. Also, in the semiconductor device of Comparative Example C-2 having formed therein the epoxy resin layer in place of the heat-welding polyimide resin encapsulation layer, the adhesive force of the semiconductor chip and the epoxy resin layer and the adhesive force of the auxiliary wiring plate and the epoxy resin layer were low and the defect of electroconductivity occurred much.
EXAMPLE D
As an auxiliary wiring plate, the auxiliary wiring plate having formed on a support film the heat-welding polyimide resin layer represented by the formula (9) above by a coating method was used. Also, a semiconductor device was produced by mounting a semiconductor chip on the heat-welding polyimide resin layer of the auxiliary wiring plate and also by following the same manners as Example A-1 as other steps.
In regard to the semiconductor device thus obtained, the adhesive force and the degree of defect of electroconductivity were measured in the same methods as in Example A. The results showed that the adhesive force was 900 g/cm and the degree of defect of electroconductivity was 0%. Thus, it can be said that in the semiconductor device of Example D, the adhesive force of the semiconductor chip and the heat-welding polyimide resin layer and the adhesive force of the auxiliary wiring plate and the heat-welding polyimide resin layer were very high, whereby the reliability (in particular, the moisture-proof reliability) of the semiconductor device was excellent.
EXAMPLE E
A tape carrier for semiconductor device of the type B was produced in the method described above. That is, first, a polyimide film (auxiliary wiring plate) having formed a copper circuit of a definite pattern on the back surface thereof was prepared. The heat-welding polyimide film of 30 μm thick represented by the formula (9) above was adhered on the surface of the polyimide film by a heat lamination. Through the steps of perforating, metal filling, metal bump forming, etc., by the methods described above, metal bumps (height 50 μm) electrically connected to the copper circuit were formed on the surface of the polyimide film to obtain the tape carrier for semiconductor device of the type B. Using the tape carrier, a semiconductor device was produced in the same procedure as in Example C-1.
In regard to the semiconductor device thus obtained, the adhesive force and the degree of defect of electroconductivity were measured in the same methods as in Example C. As a result thereof, the adhesive force was 1200 g/cm and the degree of defect of electroconductivity was 1%. Thus, it can be said that the tape carrier for semiconductor device of Example E was excellent in the adhesive property to the semiconductor chip. Also, in the semiconductor device produced using the tape carrier for semiconductor device, the adhesive force of the semiconductor chip and the heat-welding polyimide resin layer and the adhesive force of the auxiliary wiring plate and the heat-welding polyimide resin layer were very high, whereby it can be said that the semiconductor device was excellent in the reliability (in particular, moisture-proof reliability). Also, in the production of the semiconductor device, since the tape carrier for semiconductor device was used, the works such as the formation of the heat-welding polyimide resin layer, etc., could be efficiently carried out and also heat-press adhering, etc. could be carried out under mild conditions.
EXAMPLE F (1-15)
By following the same procedure as in Example A except that each of heat-welding polyimide films of a double layer structure each having a primer layer was used, semiconductor devices of the CSP type were produced. In addition, the kinds of the support films and the heat-welding polyimide films of a double layer structure are as shown in Table 14 to Table 16 below.
In addition, in the tables, PI shows a polypropylene film, PET a polyethylene terephthalate film, and PP a polypropylene film. Also, the alkali treatment was carried out by immersing the support film in an aqueous solution of 0.1N potassium hydroxide for 5 hours, and the plasma treatment was carried out by applying a glow discharging treatment to the support film under the conditions of 100 W, 13.56 mHz, and 30 seconds in an oxygen gas atmosphere of 0.1 torr. Also, the surface tension was measured by a contact angle method using the Fowkes's equation.
              TABLE 14                                                    
______________________________________                                    
       Example F                                                          
       1      2      3         4     5                                    
______________________________________                                    
Support  PI       PET    Alkali- Plasma-                                  
                                       Plasma-                            
Film                     Treated Treated                                  
                                       treated                            
                         PET     PP    PI                                 
Surface  47       42     53      59    65                                 
Tension γ                                                           
(mJ/m.sup.2)                                                              
Heat-Welding                                                              
          (9)      (9)    (9)     (9)   (9)                               
Polyimide                                                                 
(Formula)                                                                 
Primer Layer                                                              
         (14)     (14)   (14)    (14)  (14)                               
(Formula)                                                                 
______________________________________                                    

              TABLE 15                                                    
______________________________________                                    
       Example F                                                          
       6      7      8         9     10                                   
______________________________________                                    
Support Film                                                              
         PI       PET    Alkali- Plasma-                                  
                                       Plasma-                            
                         Treated Treated                                  
                                       Treated                            
                         PET     PP    PI                                 
Surface  47       42     53      59    65                                 
Tension γ                                                           
(mJ/m.sup.2)                                                              
Heat-Welding                                                              
         (10)     (10)   (10)    (10)  (10)                               
Polyimide                                                                 
(Formula)                                                                 
Primer Layer                                                              
         (14)     (14)   (14)    (14)  (14)                               
(Formula)                                                                 
______________________________________                                    

              TABLE 16                                                    
______________________________________                                    
        Example F                                                         
        11     12     13        14    15                                  
______________________________________                                    
Support Film                                                              
          PI       PET    Alkali- Plasma-                                 
                                        Plasma-                           
                          Treated Treated                                 
                                        Treated                           
                          PET     PP    PI                                
Surface                                                                   
Tension γ                                                           
          47       42     53      59    65                                
(mJ/m.sup.2)                                                              
Heat-Welding                                                              
          (11)     (11)   (11)    (11)  (11)                              
Polyimide                                                                 
(Formula)                                                                 
Primer Layer                                                              
          (14)     (14)   (14)    (14)  (14)                              
(Formula)                                                                 
______________________________________
In regard to the semiconductor devices of Example F (1 to 15) thus obtained, the adhesive force and the degree of defect of electroconductivity were measured in the same methods as in Example A. The results are shown in Table 17 and Table 18 below.
              TABLE 17                                                    
______________________________________                                    
Example F                                                                 
1         2       3      4    5    6     7    9                           
______________________________________                                    
Adhesive                                                                  
       1200   1250    1380 1550 1700 1200  1250 1400                      
Force                                                                     
(g/cm)                                                                    
Degree of                                                                 
       0      0       0    0    0    0     0    0                         
Defect of                                                                 
Electro-                                                                  
conduc-                                                                   
tivity                                                                    
(%)                                                                       
______________________________________                                    

              TABLE 18                                                    
______________________________________                                    
Example F                                                                 
9           10     11      12   13    14   15                             
______________________________________                                    
Adhesive                                                                  
        1600    1700   550   590  600   700  750                          
Force                                                                     
(g/cm)                                                                    
Degree of                                                                 
        0       0      0     0    0     0    0                            
Defect of                                                                 
Electro-                                                                  
conductivity                                                              
(%)                                                                       
______________________________________
From the results shown in Tables 17 and 18 above, it can be seen that in Example F, by the formation of the primer layer, the adhesive force was greatly improved. Also, in Example F, the defect of electroconductivity did not occur. From the results, it can be said that by the formation of the primer layer, the adhesive force of the heat-welding polyimide resin layer and the auxiliary wiring plate was improved and the reliability of the semiconductor device was also improved.
EXAMPLE G (1 TO 20)
By following the same procedure as in Example B except that each of heat-welding polyimide films of a double structure each having a primer layer was used, semiconductor devices of the CSP type were produced. In addition, the kinds of the support films and the heat-welding polyimide films of double layer structure used are shown in Table b 19 to Table 22 below.
In addition, in the tables, ion etching was carried out to the support film by generating an ion by carrying out high-frequency discharging under the conditions of 3×10-3 torr (0.4 Pa) and 13.56 mHz for 5 minutes in a nitrogen gas atmosphere. The solvent treatment was carried out by immersing the support film in xylene heated to 80° C. for 3 hours. The ultraviolet (UV) treatment was carried out by irradiating the support film with ultraviolet rays of 100 W and the alkali treatment was carried out by immersing the support film in an aqueous solution of 0.1N potassium hydroxide for 5 hours. The corona treatment was carried out by irradiating low-frequency corona discharging of 1200 kHz and 33 W for one minute.
              TABLE 19                                                    
______________________________________                                    
       Example G                                                          
Support Film                                                              
         1        2       3      4     5                                  
______________________________________                                    
Material PI       PET     PMP    PPS   PES                                
Thickness                                                                 
         50       50      80     30    20                                 
(μm)                                                                   
Surface  Ion      Ion     Ion    Ion   Ion                                
Treatment                                                                 
         Etching  Etching Etching                                         
                                 Etching                                  
                                       Etching                            
Surface  0.05     0.06    0.07   0.01  0.03                               
Unevenness                                                                
(μm)                                                                   
Heat-welding                                                              
          (9)      (9)     (9)    (9)   (9)                               
Polyimide                                                                 
(Formula)                                                                 
Primer Layer                                                              
         (14)     (14)    (14)   (14)  (14)                               
(Formula)                                                                 
______________________________________                                    
 PI: Polyimide;                                                           
 PET: Polyethylene terephthalate;                                         
 PMP: Polymethylpentene;                                                  
 PPS: Polyphenylene sulfide;                                              
 PES: Polyether sulfone                                                   

              TABLE 20                                                    
______________________________________                                    
       Example G                                                          
Support Film                                                              
         6        7       8      9     10                                 
______________________________________                                    
Material PEEK     Teflon  PI     PET   PMP                                
Thickness                                                                 
         40       100     50     50    80                                 
(μm)                                                                   
Surface  Ion      Ion     Ion    Ion   Ion                                
Treatment                                                                 
         Etching  Etching Etching                                         
                                 Etching                                  
                                       Etching                            
Surface  0.04     0.08    0.05   0.06  0.07                               
Unevenness                                                                
(μm)                                                                   
Heat-Welding                                                              
         (10)     (10)    (10)   (10)  (10)                               
Polyimide                                                                 
(Formula)                                                                 
Primer Layer                                                              
         (14)     (14)    (14)   (14)  (14)                               
(Formula)                                                                 
______________________________________                                    
 PEEK: Polyether ether ketone;                                            
 PI: Polyimide;                                                           
 PET: Polyethylene terephthalate;                                         
 PMP: Polymethylpentene                                                   

              TABLE 21                                                    
______________________________________                                    
       Example G                                                          
Support Film                                                              
         11       12      13      14    15                                
______________________________________                                    
Material PPS      PES     PEEK    Teflon                                  
                                        PMP                               
Thickness                                                                 
         30       20      40      100   80                                
(μm)                                                                   
Surface  Ion      Ion     Ion     Ion   Solvent                           
Treatment                                                                 
         Etching  Etching Etching Etching                                 
                                        Treat-                            
                                        ment                              
Surface  0.01     0.03    0.04    0.06  0.08                              
Unevenness                                                                
(μm)                                                                   
Heat-Welding                                                              
         (11)     (11)    (11)    (11)  (11)                              
Polyamide                                                                 
(Formula)                                                                 
Primer Layer                                                              
         (14)     (14)    (14)    (14)  (14)                              
(Formula)                                                                 
______________________________________                                    
 PPS: Polyphenylene sulfide;                                              
 PES: Polyether sulfone;                                                  
 PEEK: Polyether ether ketone;                                            
 PMP: Polymethyl pentene                                                  

              TABLE 22                                                    
______________________________________                                    
       Example G                                                          
Support Film                                                              
         16       17      18      19   20                                 
______________________________________                                    
Material PET      PI      PET     PI    PI                                
Thickness                                                                 
         50       50      50      50    50                                
(μm)                                                                   
Surface  Alkali   UV      Corona  Sand  Ion                               
Treatment                                                                 
         Treat-   Treat-  Treat-  Blast Etch-                             
         ment     ment    ment          ing                               
Surface  0.1      0.02    0.1     0.18  0.05                              
Unevenness                                                                
(μm)                                                                   
Heat-Welding                                                              
          (9)      (9)     (9)     (9)   (9)                              
Polymer                                                                   
(Formula)                                                                 
Primer Layer                                                              
         (14)     (14)    (14)    (14)  (14)                              
(Formula)                                                                 
______________________________________                                    
 PET: Polyethylene terephthalate;                                         
 PI: Polyimide
In regard to the semiconductor devices of Example G (1 to 20) thus obtained, the adhesive force and the degree of defect of electroconductivity were measured in the same methods as in Example B.
The results obtained are shown in Tables 23 to 25 below.
              TABLE 23                                                    
______________________________________                                    
Example G                                                                 
1           2      3       4    5     6    7                              
______________________________________                                    
Adhesive                                                                  
        2200    1900   1400  900  950   1200 480                          
Force (g/cm)                                                              
Degree of                                                                 
        0       0      0     0    0     0    0                            
Defect of                                                                 
Electro-                                                                  
conductivity                                                              
(%)                                                                       
______________________________________                                    

              TABLE 24                                                    
______________________________________                                    
Example G                                                                 
8           9      10      11   12    13   14                             
______________________________________                                    
Adhesive                                                                  
        2500    1950   1980  1100 1200  1250 600                          
Force (g/cm)                                                              
Degree of                                                                 
        0       0      0     0    0     0    0                            
Defect of                                                                 
Electro-                                                                  
conductivity                                                              
(%)                                                                       
______________________________________                                    

              TABLE 25                                                    
______________________________________                                    
       Example G                                                          
       15   16       17     18     19   20                                
______________________________________                                    
Adhesive 770    1500     1800 1500   900  850                             
Force (g/cm)                                                              
Degree of                                                                 
          0       0        0    0     0    0                              
Defect of                                                                 
Electro-                                                                  
conductivity                                                              
(%)                                                                       
______________________________________
From the results shown in Tables 23 to 25 described above, it can be seen that in the semiconductor devices of Example G each forms the primer layer and forming the definite uneven surface on each support film, the adhesive force became very high. Also, in the semiconductor devices of Example G, the defect of electroconductivity did not occur. From the results, it can be said that by the formation of the primer layer and the formation of unevenness on the surface of the auxiliary wiring plate, the adhesive force of the heat-welding polyimide resin layer and the auxiliary wiring plate was greatly improved and the reliability of the semiconductor devices was also improved.
EXAMPLE H
As an auxiliary wiring plate, the auxiliary wiring plate having previously formed in a support film the primer layer of the formula (14) above and the heat-welding polyimide resin layer of the formula (9) above by a coating method was used. A semiconductor device was produced by mounting a semiconductor chip on the heat-welding polyimide resin layer of the auxiliary wiring plate and by following the same steps as in Example F-1 as other steps.
In regard to the semiconductor device thus obtained, the adhesive force and the degree of defect of electroconductivity were measured in the same methods as in Example F. As a result thereof, the adhesive force was 1200 g/cm and the degree of defect of electroconductivity was 0%. From the results, it can be said that in the semiconductor device of Example H, by the formation of the primer layer, the adhesive force of the auxiliary wiring plate and the heat-welding polyimide resin layer became very high and the reliability (in particular, the moisture-proof reliability) of the semiconductor device was excellent.
EXAMPLE J
A tape carrier for semiconductor device of the type B having a primer layer was prepared in the same method as described above. That is, first, a polyimide film (auxiliary wiring plate) having formed a copper circuit of a definite patter on the back surface was prepared. On the front surface of the polyimide film were successively adhered a polyimide film (for forming the primer layer) represented by the formula (14) above and a heat-welding polyimide film (30 μm thick) represented by the formula (9) above by heat lamination. Through the steps of perforating, metal filling, gold bump forming, etc., by the methods described above, gold bumps (50 μm height) electrically connected to the copper circuit were formed on the surface of the polyimide film to obtain the tape carrier for semiconductor device of the type B. Using the tape carrier, a semiconductor device was produced in the same manner as in Example C-1.
In regard to the semiconductor device thus obtained, the adhesive force and the degree of defect of electroconductivity were measured in the same methods as in Example C. As a result thereof, the adhesive force was 1000 g/cm and the degree of defect of electroconductivity was 0%. From the results, it can be said that in the semiconductor device produced using the tape carrier for semiconductor device, by the formation of the primer layer, the adhesive force of the auxiliary wiring plate and the heat-welding polyimide resin layer became very high and the reliability (in particular, the moisture-proof reliability) of the semiconductor device was excellent.
Also, since in the production of the semiconductor device, the tape carrier for semiconductor device was used, the work of the formation of the heat-welding polyimide resin layer, etc., could be efficiently carried out and also heat-press adhering could be carried out under a mild condition.
EXAMPLE K (1 TO 91
A polyimide represented by the following formula (16) and a polyimide represented by the following formula (17) were prepared. These polyimides were unmodified polymers. ##STR27## wherein R1 represents ##STR28## ; a represents 1.00; and n represents 9. ##STR29## wherein R4 represents ##STR30## ; c represents 1.00; and n represents 1.
EXAMPLE K-1
By following the same procedure as in Example A-1 except that the polyimide represented by the formula (16) above was used, a semiconductor device was produced. The kind of the support film of the semiconductor device was the polyimide and the surface tension y thereof was 47 mJ/m2.
EXAMPLE K-2
By following the same procedure as in Example B-1 except that the polyimide represented by the formula (16) above was used, a semiconductor device was produced. The support film of the semiconductor device was a polyimide film of 50 μm thick and the surface state became the uneven surface of 0.05 μm by ion etching.
EXAMPLE K-3
By following the same procedure as in Example C-1 except that the polyimide represented by the formula (16) above was used, a semiconductor device was produced using a tape carrier (type A) for semiconductor device. Also, a test material for measuring the adhesive force was prepared as in Example C.
EXAMPLE K-4
By following the same procedure as in Example E except that the polyimide represented by the formula (16) above was used, a semiconductor device was produced according to the second production method described above.
EXAMPLE K-5
By following the same procedure as in Example E except that the polyimide represented by the formula (16) above, a semiconductor device was produced using the tape carrier (type B) for semiconductor device. Also, a test material for measuring the adhesive force was prepared as in Example C.
EXAMPLE K-6
By following the same procedure as in Example F-1 except that the polyimide represented by the formula (16) above was used as the heat-welding polyimide and the polyimide represented by the formula (17) above was used for the formation of a primer layer, a semiconductor device of the type CSP was produced.
EXAMPLE K-7
By following the same procedure as in Example C-1 except that the polyimide represented by the formula (16) above was used as the heat-welding polyimide and the polyimide represented by the formula (17) above was used for the formation of a primer layer, a semiconductor device of the type CSP was produced.
EXAMPLE K-8
By following the same procedure as in Example H except that the polyimide represented by the formula (16) above was used as the heat-welding polyimide and the polyimide represented by the formula (17) above was used for the formation of a primer layer, a semiconductor device of the type CSP was produced.
EXAMPLE K-9
By following the same procedure as in Example J except that the polyimide represented by the formula (16) above was used as the heat-welding polyimide and the polyimide represented by the formula (17) above was used for the formation of a primer layer, a tape carrier for semiconductor device of the type B was prepared and using the tape carrier, a semiconductor device was produced. Also, a test material for measuring the adhesive force was prepared as in Example C.
In regard to the semiconductor devices (Examples K-1 to K-9) thus produced, the adhesive force, the degree of defect of electroconductivity, and the degree of defect of electroconductivity at high temperature were determined. The results are shown in Table 26 below.
In addition, the adhesive force was measured about Examples K-1, K-2, K-4, K-6, K-7, and K-8 in the same method as in Example A and measured about Examples K-3, K-5, and K-9 in the same method as in Example A. The degree of defect of electroconductivity was measured in the same method as in Example A. The degree of defect of electroconductivity at high temperature was measured as follows.
Degree of Defect of Electroconductivity at High Temperature!
After applying infrared reflow at 240° C. for 10 seconds to the semiconductor devices stored under the conditions of 85° C. and 85% RH for 100 hours, the conductivity was determined. The ratio of the number of the semiconductor devices wherein the defect of electroconductivity occurred to total (one 10 hundred) semiconductor devices tested was defined as the degree of defect of electroconductivity (%).
The occurrence of the defect of electroconductivity at high temperature was caused by peeling between the auxiliary wiring plate and the semiconductor chip by the steam explosion (popcorn phenomenon) at the infrared reflow treatment. In addition, as a reference, the result of measuring the degree of defect of electroconductivity under high temperature about the semiconductor device of Example A-1 was lower than 1%.
              TABLE 26                                                    
______________________________________                                    
Example K                                                                 
1        2      3      4    5    6    7    8    9                         
______________________________________                                    
(A)   2000   1850   1580 2000 1900 1200 1450 1700 1000                    
(g/cm)                                                                    
(B)   0      0      0    0    0    0    0    0    0                       
(%)                                                                       
(C)   0      0      0    0    0    0    0    0    0                       
(%)                                                                       
______________________________________                                    
 (A): Adhesive force                                                      
 (B): Degree of Defect of Electroconductivity                             
 (C): Degree of Defect of Electroconductivity at high temperature
As described above, from the result of Example K, it can be seen that in the semiconductor devices using unmodified polyimide resins, the adhesive force and the prevention of defect of electroconductivity are inferior a little to the semiconductor devices using the silicone-modified polyimide resins, but there is no problem for practical use. Furthermore, it can be said that as compared with the semiconductor device of the Reference Example (Example A-1), the semiconductor devices of Example K are excellent in the prevention of defect of electroconductivity at high temperature such as a soldering reflow.
While the invention has been described in detail and with reference to specific embodiments thereof, it will be apparent to one skilled in the art that various changes and modifications can be made therein without departing from the spirit and scope thereof.

Claims (28)

What is claimed is:
1. A semiconductor device, wherein a semiconductor chip equipped with at least one electrode is mounted on an auxiliary wiring plate, wherein the auxiliary wiring plate has a surface to which the semiconductor chip is mounted such that the electrode side of the semiconductor chip faces the surface of the auxiliary wiring plate, at least one leading conductor is disposed in the inside of said auxiliary wiring plate, one end of the leading conductor forms an internal electrode projecting from the surface of said auxiliary wiring plate at the semiconductor chip-mounting side, the other end of the leading conductor forms an external electrode projecting from the surface of said auxiliary wiring plate at the opposite side to said semiconductor chip-mounting side, and said internal electrode is connected to the electrode of the semiconductor chip, at least a gap between the semiconductor chip and the auxiliary wiring plate being encapsulated with a heat-welding polyimide resin layer, wherein said heat-welding polyimide resin layer is formed by at least one of the heat-welding polyimides represented by the following formulae (1) to (5); ##STR31## wherein in the above formulae (1) to (5), R1 represents ##STR32## R2 represents --C3 H6 --, --C4 H8 --, or ##STR33## R3 represents an aromatic silicon-free diamine residue; Ar represents an aromatic tetracarboxylic acid residue; n represents an integer of from 1 to 100; a and b represent numbers satisfying the relationship of a+b=1 and the relationship of 0.3≦a/(a+b)≦1.00; and the polyimide of formulae (1) to (5) may be a random copolymer or a block copolymer.
2. The semiconductor device of claim 1, wherein said heat-welding polyimide resin layer has a primer layer at the side of being brought into contact with said auxiliary wiring plate and the heat-welding polyimide resin layer is contacted with the auxiliary wiring plate via the primer layer.
3. The semiconductor device of claim 1, wherein said heat-welding polyimide resin layer is formed by a heat-welding polyimide having a glass transition temperature of 300° C. or less.
4. The semiconductor device of claim 1, wherein in the formulae (1) to (5), a and b are numbers satisfying the relationship of a+b=1 and the relationship of 0.3≦a/(a+b)≦0.99.
5. A semiconductor device, wherein a semiconductor chip equipped with at least one electrode is mounted on an auxiliary wiring plate, wherein the auxiliary wiring plate has a surface to which the semiconductor chip is mounted such that the electrode side of the semiconductor chip faces the surface of the auxiliary wiring plate, at least one leading conductor is disposed in the inside of said auxiliary wiring plate, one end of the leading conductor forms an internal electrode projecting from the surface of said auxiliary wiring plate at the semiconductor chip-mounting side, the other end of the leading conductor forms an external electrode projecting from the surface of said auxiliary wiring plate at the opposite side to said semiconductor chip-mounting side, and said internal electrode is connected to the electrode of the semiconductor chip, at least a gap between the semiconductor chip and the auxiliary wiring plate being encapsulated with a heat-welding polyimide resin layer, wherein said heat-welding polyimide resin layer has a primer layer at the side of being brought into contact with said auxiliary wiring plate and the heat-welding polyimide resin layer is contacted with the auxiliary wiring plate via the primer layer, wherein said primer layer is formed from at least one of the heat-welding polyimides represented by the following formulae (6) to (8); ##STR34## wherein in the formulae (6) to (8), R4 represents ##STR35## R2 represents --C3 H6 --, --C4 H8 --, or ##STR36## ; R3 represents an aromatic silicon-free diamine residue; Ar represents an aromatic tetracarboxylic acid residue; n represents an integer of from 1 to 100; c and d represent numbers satisfying the relationship of c+d=1 and the relationship of 0.3≦c/(c+d)≦1.00; and the polyimide of formulae (6) to (8) may be a random copolymer or a block copolymer.
6. The semiconductor device of claim 5, wherein in the formulae (6) to (8), c and d are numbers satisfying the relationship of c+d=1 and the relationship of 0.3≦c/(c+d)≦0.99.
7. The semiconductor device of claim 1 or 5, wherein the surface layer of said auxiliary wiring plate at the side of mounting the semiconductor chip is formed by a polyimide.
8. The semiconductor device of claim 1 or 5, wherein the external electrodes of said auxiliary wiring plate are formed on the surface of said auxiliary wiring plate at the opposite side to the side of mounting the semiconductor chip corresponding to the portion almost just under said internal electrodes.
9. The semiconductor device of claim 1 or 5, wherein the external electrodes of said auxiliary wiring plate are formed on the surface of said auxiliary wiring plate at the opposite side to the side of mounting the semiconductor chip at a portion deviated from the portion almost just under said internal electrodes.
10. The semiconductor device of claim 1 or 5, wherein said auxiliary wiring plate has a multilayer structure composed of a plurality of insulating layers laminated in the thickness direction.
11. The semiconductor device of claim 1 or 5, wherein the area of the surface of said auxiliary wiring plate at the side of mounting the semiconductor chip is 200% or less of the bottom surface of said semiconductor chip.
12. The semiconductor device of claim 1 or 5, wherein the area of said auxiliary wiring plate at the side of mounting the semiconductor chip is the same area as the area of the bottom surface of said semiconductor chip.
13. The semiconductor device of claim 1 or 5, wherein in the surface of said auxiliary wiring plate at the side of mounting the semiconductor chip, the surface tension of at least the portion thereof to be contacted with the heat-welding polyimide resin layer is 35 mJ/m2 or higher.
14. The semiconductor device of claim 1 or 5, wherein in the surface of said auxiliary wiring plate at the side of mounting the semiconductor chip, at least the portion thereof of being brought into contact with the heat-welding polyimide resin layer has an uneven surface having a diameter of from 0.005 to 0.5 μm.
15. A tape carrier for semiconductor device, wherein at least one leading conductor is disposed in the inside of a high-molecular weight film, one end of the leading conductor forms an internal electrode projecting from the surface of said high-molecular weight film, the other end of said leading conductor forms an external electrode projecting from the back surface of said high-molecular weight film, and the surface of said high-molecular weight film including the surface of said internal electrode is covered with a heat-welding polyimide film formed by at least one of heat-welding polyimides each represented by the following formulae (1) to (5); ##STR37## In the formulae (1) to (5), R1 represents ##STR38## R2 represents --C3 H6 --; --C4 H8 --; or ##STR39## R3 represents an aromatic silicon-free diamine residue; Ar represents an aromatic tetracarboxylic acid residue; n represents an integer of from 1 to 100; a and b represent numbers satisfying the relationship of a+b=1 and the relationship of 0.3≦a/(a+b)≦1.00; and the polyimide of formulae (1) to (5) may be a random copolymer or a block copolymer.
16. The tape carrier for semiconductor device of claim 15, wherein in the formulae (1) to (5), a and b are numbers satisfying the relationship of a+b=1 and the relationship of 0.3≦a/(a+b)≦0.99.
17. The tape carrier for semiconductor device of claim 15, wherein the surface layer of said high-molecular weight film is formed by a polyimide.
18. The tape carrier for semiconductor device of claim 15, wherein the external electrodes are formed on the back surface of said high-molecular weight film at a position corresponding to the portion almost just under said internal electrodes.
19. The tape carrier for semiconductor device of claim 15, wherein the external electrodes of said auxiliary wiring plate are formed at a portion deviated from the portion of the back surface of said high-molecular weight film corresponding to the portion almost just under said internal electrodes.
20. The tape carrier for semiconductor device of claim 15, wherein said high-molecular weight film has a multilayer structure composed of the laminated layers of a plurality of high-molecular weight films.
21. The tape carrier for semiconductor device of claim 15, wherein the area of the surface of the tape carrier for semiconductor device at the side of mounting the semiconductor chip is 200% or less of the bottom area of the semiconductor chip.
22. The tape carrier for semiconductor device of claim 15, wherein the area of the surface of the tape carrier for semiconductor device at the side of mounting the semiconductor chip is the same area as the bottom area of the semiconductor chip.
23. The tape carrier for semiconductor device of claim 15, wherein an insulating layer is formed on the back surface of the high-molecular weight film excluding the exposed surfaces of said external electrodes.
24. The tape carrier for semiconductor device of claim 15, wherein said insulating layer is formed by a polyimide.
25. A tape carrier for semiconductor device, wherein at least one leading conductor is disposed in the inside of a high molecular weight film, one end of the leading conductor forms an internal electrode projecting from the surface of said high-molecular weight film, the other end of said leading conductor forms an external electrode projecting from the back surface of said high-molecular weight film, the surface of said internal electrode is covered with a heat-welding polyimide film formed from one of heat-welding polyimides each represented by the following formulae (1) to (5), and said internal electrode projects from the surface of said heat-welding polyimide film; ##STR40## wherein in the formulae (1) to (5), R1 represents ##STR41## R2 represents --C3 H6 --, --C4 H8 --, or ##STR42## R3 represents an aromatic silicon-free diamine residue; Ar represents an aromatic tetracarboxylic acid residue; n represents an integer of from 1 to 100; a and b represent numbers satisfying the relationship of a+b=1 and the relationship of 0.3≦a/(a+b)≦1.00; and the polyimide of formulae (1) to (5) may be a random copolymer or a block copolymer.
26. The tape carrier for semiconductor device of claim 25, wherein in the formulae (1) to (5), a and b are numbers satisfying the relationship of a+b=1 and the relationship of 0.3≦a/(a+b)≦0.99.
27. The tape carrier for semiconductor device of claim 15, 16, 26 or 25, wherein said heat-welding polyimide film has a primer layer at the side of facing said high-molecular weight film and the primer layer is formed at least one of the polyimides represented by the following formulae (6) to (8). ##STR43## In the formulae (6) to (8), R4 represents ##STR44## R2 represents --C3 H6 --, --C4 H8 --, or ##STR45## R3 represents an aromatic silicon-free diamine residue; Ar represents an aromatic tetracarboxylic acid residue; n represents an integer of from 1 to 100; c and d represent numbers satisfying the relationship of c+d=1 and the relationship of 0.3≦c/(c+d)≦1.00; and the polyimide of formula (6) to (8) may be a random copolymer or a block copolymer.
28. The tape carrier for semiconductor device of claim 27, wherein in the formulae (6) to (8), c and d are numbers satisfying the relationship of c+d=1 and the relationship of 0.3≦c/(c+d)≦0.99.
US08/627,996 1995-04-07 1996-04-04 Semiconductor device, production method thereof, and tape carrier for semiconductor device used for producing the semiconductor device Expired - Fee Related US5814894A (en)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP8289595 1995-04-07
JP7-082895 1995-04-07
JP7283642A JPH08335653A (en) 1995-04-07 1995-10-31 Semiconductor device, its production and tape carrier for semiconductor device used for production of the semiconductor device
JP7-283642 1995-10-31

Publications (1)

Publication Number Publication Date
US5814894A true US5814894A (en) 1998-09-29

Family

ID=26423922

Family Applications (1)

Application Number Title Priority Date Filing Date
US08/627,996 Expired - Fee Related US5814894A (en) 1995-04-07 1996-04-04 Semiconductor device, production method thereof, and tape carrier for semiconductor device used for producing the semiconductor device

Country Status (3)

Country Link
US (1) US5814894A (en)
JP (1) JPH08335653A (en)
KR (1) KR100392148B1 (en)

Cited By (89)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1999003153A3 (en) * 1997-07-07 1999-04-01 Siemens Ag Housing for at least one semiconductor body
WO1999021226A1 (en) * 1997-10-20 1999-04-29 Flip Chip Technologies, L.L.C. Chip scale package using large ductile solder balls
US6011312A (en) * 1996-07-30 2000-01-04 Kabushiki Kaisha Toshiba Flip-chip semiconductor package
WO2000008684A1 (en) * 1998-08-05 2000-02-17 Fairchild Semiconductor Corporation High performance flip chip package
EP0999588A2 (en) * 1998-11-06 2000-05-10 Sony Corporation Semiconductor device and method for assembling the same
EP1013650A2 (en) * 1998-10-30 2000-06-28 Hitachi Chemical DuPont MicroSystems Ltd. Tetracarboxylic dianhydride, derivative and production thereof, polyimide precursor, polyimide, resin composition, photosensitive resin composition, method of forming relief pattern, and electronic part
WO2000045435A1 (en) * 1999-01-29 2000-08-03 The University Of Akron Polyimides used as microelectronic coatings
US6124546A (en) * 1997-12-03 2000-09-26 Advanced Micro Devices, Inc. Integrated circuit chip package and method of making the same
US6198165B1 (en) * 1998-05-29 2001-03-06 Sharp Kabushiki Kaisha Semiconductor device
US6228687B1 (en) 1999-06-28 2001-05-08 Micron Technology, Inc. Wafer-level package and methods of fabricating
US6239983B1 (en) * 1995-10-13 2001-05-29 Meiko Electronics Co., Ltd. Circuit board, manufacturing method therefor, and bump-type contact head and semiconductor component packaging module using the circuit board
WO2001045166A2 (en) * 1999-12-14 2001-06-21 Infineon Technologies Ag Encasing arrangement for a semiconductor component
US6269999B1 (en) * 1999-08-06 2001-08-07 Texas Instruments Incorporated Semiconductor chip mounting method utilizing ultrasonic vibrations
WO2001059839A1 (en) * 2000-02-07 2001-08-16 Rohm Co., Ltd. Mounting structure for semiconductor chip, semiconductor device, and method of manufacturing semiconductor device
US6291894B1 (en) * 1998-08-31 2001-09-18 Micron Technology, Inc. Method and apparatus for a semiconductor package for vertical surface mounting
EP1137066A2 (en) * 2000-03-24 2001-09-26 Shinko Electric Industries Co. Ltd. Semiconductor device and process of production of same
US6323434B1 (en) * 1997-03-21 2001-11-27 Sony Chemicals Corp. Circuit board and production method thereof
US20010053567A1 (en) * 1999-02-16 2001-12-20 Salman Akram Method of forming a test insert for interfacing a device containing contact bumps with a test substrate
US20020004250A1 (en) * 2000-07-07 2002-01-10 Koji Iketani Semiconductor device manufacturing method
WO2002003460A2 (en) * 2000-07-03 2002-01-10 Infineon Technologies Ag Semiconductor chip module with a protective film
EP1187205A2 (en) * 2000-09-06 2002-03-13 Sanyo Electric Co., Ltd. Chip scale package with thermally and electrically conductive pad and manufacturing method thereof
EP1195746A2 (en) * 2000-10-05 2002-04-10 SANYO ELECTRIC Co., Ltd. Semiconductor device, semiconductor module and hard disk
US20020041023A1 (en) * 2000-10-05 2002-04-11 Noriaki Sakamoto Semiconductor device, semiconductor module and hard disk
US6373268B1 (en) 1999-05-10 2002-04-16 Intel Corporation Test handling method and equipment for conjoined integrated circuit dice
EP1207555A1 (en) * 2000-11-16 2002-05-22 Texas Instruments Incorporated Flip-chip on film assembly for ball grid array packages
US6413796B1 (en) * 2000-08-31 2002-07-02 Kil Seob Noh Tape for semiconductor package, method of manufacturing the same, and method of manufacturing the package using the tape
US6415973B1 (en) * 2000-07-18 2002-07-09 Chartered Semiconductor Manufacturing Ltd. Method of application of copper solution in flip-chip, COB, and micrometal bonding
WO2002058131A1 (en) * 2001-01-22 2002-07-25 Stmicroelectronics Sa Method for making a semiconductor package and semiconductor package with integrated circuit chips
EP0973197A3 (en) * 1998-07-16 2002-08-21 Nitto Denko Corporation Wafer-scale package structure and circuit board used therein
US20030001247A1 (en) * 2001-06-18 2003-01-02 International Rectifier Corporation High voltage semiconductor device housing with increased clearance between housing can and die for improved flux flushing
EP1283547A1 (en) * 2001-07-31 2003-02-12 United Test Center Inc. Packaging process for semiconductor package
US6528330B2 (en) * 2000-08-03 2003-03-04 Sanyo Electric Co., Ltd. Semiconductor device manufacturing method
EP1289010A1 (en) * 2001-08-29 2003-03-05 United Test Center Inc. Semiconductor device without use of chip carrier and method of making the same
US6555469B1 (en) 1998-03-20 2003-04-29 Microcsp, Inc. Chip scale packages
US20030132531A1 (en) * 2001-03-28 2003-07-17 Martin Standing Surface mounted package with die bottom spaced from support board
WO2002051217A3 (en) * 2000-12-21 2003-07-24 Shellcase Ltd Packaged integrated circuits and methods of producing thereof
US20030156220A1 (en) * 2002-02-18 2003-08-21 Atsushi Narita Image processing apparatus
US6624505B2 (en) * 1998-02-06 2003-09-23 Shellcase, Ltd. Packaged integrated circuits and methods of producing thereof
US20030189256A1 (en) * 2002-04-08 2003-10-09 Corisis David J. Bond pad rerouting element, rerouted semiconductor devices including the rerouting element, stacked chip assemblies including the rerouted semiconductor devices, and methods
US20030205808A1 (en) * 2002-04-03 2003-11-06 Makoto Terui Semiconductor device
US20030207572A1 (en) * 1998-03-20 2003-11-06 Miyaki Yoshinori Semiconductor device and its manufacturing method
US20040099940A1 (en) * 2002-11-22 2004-05-27 International Rectifier Corporation Semiconductor device having clips for connecting to external elements
US20040104489A1 (en) * 2001-03-28 2004-06-03 International Rectifier Corporation Direct fet device for high frequency application
US20040108304A1 (en) * 2002-10-04 2004-06-10 Swenson Edward J. Method of forming dimensionally precise slots in resilient mask of miniature component carrier
US6753208B1 (en) 1998-03-20 2004-06-22 Mcsp, Llc Wafer scale method of packaging integrated circuit die
US6777261B2 (en) 2000-12-26 2004-08-17 Micron Technology, Inc. Method and apparatus for a semiconductor package for vertical surface mounting
KR100446913B1 (en) * 2001-08-30 2004-09-04 울트라테라 코포레이션 Semiconductor device without use of chip carrier and method for making the same
US20040224438A1 (en) * 2000-04-04 2004-11-11 International Rectifier Corporation Chip scale surface mounted device and process of manufacture
US20040251525A1 (en) * 2003-06-16 2004-12-16 Shellcase Ltd. Methods and apparatus for packaging integrated circuit devices
US20050104179A1 (en) * 2003-07-03 2005-05-19 Shellcase Ltd. Methods and apparatus for packaging integrated circuit devices
US6900534B2 (en) * 2000-03-16 2005-05-31 Texas Instruments Incorporated Direct attach chip scale package
US20050148112A1 (en) * 2002-04-11 2005-07-07 Weekamp Johannus W. Method of manufacturing an electronic device, and electronic device
US6967412B2 (en) 2001-08-24 2005-11-22 International Rectifier Corporation Wafer level underfill and interconnect process
US20050269677A1 (en) * 2004-05-28 2005-12-08 Martin Standing Preparation of front contact for surface mounting
US20060060984A1 (en) * 2004-09-17 2006-03-23 Casio Computer Co., Ltd. Semiconductor device packaged into chip size and manufacturing method thereof
US7033664B2 (en) 2002-10-22 2006-04-25 Tessera Technologies Hungary Kft Methods for producing packaged integrated circuit devices and packaged integrated circuit devices produced thereby
KR100554462B1 (en) * 1998-12-18 2006-05-22 삼성전자주식회사 Manufacturing Method for Semiconductor Chip Having Polymer Layer
US20060145342A1 (en) * 2004-11-29 2006-07-06 Josef Maynollo Power semiconductor component and method for the production thereof
US7074493B1 (en) 1999-01-29 2006-07-11 The University Of Akron Polyimides used as microelectronic coatings
US20060240598A1 (en) * 2005-04-20 2006-10-26 International Rectifier Corporation Chip scale package
US20060249836A1 (en) * 2005-04-22 2006-11-09 Andy Farlow Chip-scale package
US20070013066A1 (en) * 2005-07-15 2007-01-18 Siliconware Precision Industries Co., Ltd. Semiconductor package and fabrication method thereof
US20070012947A1 (en) * 2002-07-15 2007-01-18 International Rectifier Corporation Direct FET device for high frequency application
US20070034777A1 (en) * 2005-08-12 2007-02-15 Tessera, Inc. Image sensor employing a plurality of photodetector arrays and/or rear-illuminated architecture
US20070042562A1 (en) * 1998-02-06 2007-02-22 Tessera Technologies Hungary Kft. Integrated circuit device
US7205635B1 (en) 1998-03-20 2007-04-17 Mcsp, Llc Hermetic wafer scale integrated circuit structure
US7224056B2 (en) 2003-09-26 2007-05-29 Tessera, Inc. Back-face and edge interconnects for lidded package
US20080017797A1 (en) * 2006-07-21 2008-01-24 Zhaohui Cheng Pattern inspection and measurement apparatus
US7368325B2 (en) 2005-04-21 2008-05-06 International Rectifier Corporation Semiconductor package
US20080237890A1 (en) * 2004-05-21 2008-10-02 Masamoto Tago Semiconductor Device and Wiring Board
US20080246127A1 (en) * 2002-07-15 2008-10-09 International Rectifier Corporation Arrangement for high frequency application
CN100452367C (en) * 2004-09-17 2009-01-14 卡西欧计算机株式会社 Semiconductor device packaged into chip size and manufacturing method thereof
US7566955B2 (en) 2001-08-28 2009-07-28 Tessera, Inc. High-frequency chip packages
USRE41559E1 (en) 2001-10-10 2010-08-24 International Rectifier Corporation Semiconductor device package with improved cooling
US7936062B2 (en) 2006-01-23 2011-05-03 Tessera Technologies Ireland Limited Wafer level chip packaging
US8143095B2 (en) 2005-03-22 2012-03-27 Tessera, Inc. Sequential fabrication of vertical conductive interconnects in capped chips
US20130228904A1 (en) * 2007-04-30 2013-09-05 Intel Mobile Communications GmbH Workpiece with Semiconductor Chips, Semiconductor Device and Method for Producing a Workpiece with Semiconductor Chips
US8604605B2 (en) 2007-01-05 2013-12-10 Invensas Corp. Microelectronic assembly with multi-layer support structure
US20170077007A1 (en) * 2014-06-08 2017-03-16 UTAC Headquarters Pte. Ltd. Semiconductor packages and methods of packaging semiconductor devices
US10121946B2 (en) 2013-05-13 2018-11-06 Nichia Corporation Light emitting device
US10120971B2 (en) * 2016-08-30 2018-11-06 Taiwan Semiconductor Manufacturing Co., Ltd. Integrated fan-out package and layout method thereof
US20190069413A1 (en) * 2017-08-30 2019-02-28 Panasonic Intellectual Property Management Co., Ltd. Flexible printed circuit and imaging apparatus including same
US20190139847A1 (en) * 2017-11-07 2019-05-09 Taiwan Semiconductor Manufacturing Co., Ltd. Package structure and method of manufacturing the same
US20190148252A1 (en) * 2013-03-22 2019-05-16 Applied Materials, Inc. Method of curing thermoplastics with microwave energy
US20190261509A1 (en) * 2018-02-22 2019-08-22 Apple Inc. Devices With Radio-Frequency Printed Circuits
US20220246508A1 (en) * 2021-01-29 2022-08-04 Mediatek Inc. Ball pad design for semiconductor packages
US11716816B2 (en) 2003-09-18 2023-08-01 Imberatek, Llc Method for manufacturing an electronic module and electronic module
US11792941B2 (en) 2005-06-16 2023-10-17 Imberatek, Llc Circuit board structure and method for manufacturing a circuit board structure
USRE49970E1 (en) 2009-05-19 2024-05-14 Imberatek, Llc Manufacturing method and electronic module with new routing possibilities

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5933752A (en) * 1996-11-28 1999-08-03 Sony Corporation Method and apparatus for forming solder bumps for a semiconductor device
US5889332A (en) * 1997-02-21 1999-03-30 Hewlett-Packard Company Area matched package
JP3134815B2 (en) 1997-06-27 2001-02-13 日本電気株式会社 Semiconductor device
JP2001326304A (en) * 2000-05-15 2001-11-22 Toshiba Corp Semiconductor device and its manufacturing method
JP2002012666A (en) * 2000-06-29 2002-01-15 Shin Etsu Chem Co Ltd Polyimidesilicone resin, method for producing the same and composition thereof
JP5069844B2 (en) * 2005-04-01 2012-11-07 株式会社カネカ Method for producing insulating film for printed wiring board, polyimide / copper laminate and printed wiring board
JP2006028533A (en) * 2005-10-13 2006-02-02 Shin Etsu Chem Co Ltd Polyimide silicone resin and method for producing the same

Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4989063A (en) * 1988-12-09 1991-01-29 The United States Of America As Represented By The Secretary Of The Air Force Hybrid wafer scale microcircuit integration
US5442240A (en) * 1994-04-05 1995-08-15 Motorola, Inc. Method of adhesion to a polyimide surface by formation of covalent bonds
US5450283A (en) * 1992-11-03 1995-09-12 Motorola, Inc. Thermally enhanced semiconductor device having exposed backside and method for making the same
US5497033A (en) * 1993-02-08 1996-03-05 Martin Marietta Corporation Embedded substrate for integrated circuit modules
US5554887A (en) * 1993-06-01 1996-09-10 Mitsubishi Denki Kabushiki Kaisha Plastic molded semiconductor package
US5641996A (en) * 1995-01-30 1997-06-24 Matsushita Electric Industrial Co., Ltd. Semiconductor unit package, semiconductor unit packaging method, and encapsulant for use in semiconductor unit packaging
US5650593A (en) * 1994-05-26 1997-07-22 Amkor Electronics, Inc. Thermally enhanced chip carrier package
US5656863A (en) * 1993-02-18 1997-08-12 Mitsubishi Denki Kabushiki Kaisha Resin seal semiconductor package
US5677566A (en) * 1995-05-08 1997-10-14 Micron Technology, Inc. Semiconductor chip package
US5684330A (en) * 1995-08-22 1997-11-04 Samsung Electronics Co., Ltd. Chip-sized package having metal circuit substrate

Patent Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4989063A (en) * 1988-12-09 1991-01-29 The United States Of America As Represented By The Secretary Of The Air Force Hybrid wafer scale microcircuit integration
US5450283A (en) * 1992-11-03 1995-09-12 Motorola, Inc. Thermally enhanced semiconductor device having exposed backside and method for making the same
US5497033A (en) * 1993-02-08 1996-03-05 Martin Marietta Corporation Embedded substrate for integrated circuit modules
US5656863A (en) * 1993-02-18 1997-08-12 Mitsubishi Denki Kabushiki Kaisha Resin seal semiconductor package
US5554887A (en) * 1993-06-01 1996-09-10 Mitsubishi Denki Kabushiki Kaisha Plastic molded semiconductor package
US5442240A (en) * 1994-04-05 1995-08-15 Motorola, Inc. Method of adhesion to a polyimide surface by formation of covalent bonds
US5650593A (en) * 1994-05-26 1997-07-22 Amkor Electronics, Inc. Thermally enhanced chip carrier package
US5641996A (en) * 1995-01-30 1997-06-24 Matsushita Electric Industrial Co., Ltd. Semiconductor unit package, semiconductor unit packaging method, and encapsulant for use in semiconductor unit packaging
US5677566A (en) * 1995-05-08 1997-10-14 Micron Technology, Inc. Semiconductor chip package
US5684330A (en) * 1995-08-22 1997-11-04 Samsung Electronics Co., Ltd. Chip-sized package having metal circuit substrate

Cited By (213)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6350957B1 (en) * 1995-10-13 2002-02-26 Meiko Electronics, Co., Ltd. Circuit board, manufacturing method therefor, and bump-type contact head and semiconductor component packaging module using the circuit board
US6239983B1 (en) * 1995-10-13 2001-05-29 Meiko Electronics Co., Ltd. Circuit board, manufacturing method therefor, and bump-type contact head and semiconductor component packaging module using the circuit board
US6011312A (en) * 1996-07-30 2000-01-04 Kabushiki Kaisha Toshiba Flip-chip semiconductor package
US6323434B1 (en) * 1997-03-21 2001-11-27 Sony Chemicals Corp. Circuit board and production method thereof
WO1999003153A3 (en) * 1997-07-07 1999-04-01 Siemens Ag Housing for at least one semiconductor body
US6287893B1 (en) 1997-10-20 2001-09-11 Flip Chip Technologies, L.L.C. Method for forming chip scale package
US6441487B2 (en) * 1997-10-20 2002-08-27 Flip Chip Technologies, L.L.C. Chip scale package using large ductile solder balls
WO1999021226A1 (en) * 1997-10-20 1999-04-29 Flip Chip Technologies, L.L.C. Chip scale package using large ductile solder balls
US6750135B2 (en) 1997-10-20 2004-06-15 Flip Chip Technologies, L.L.C. Method for forming chip scale package
US6124546A (en) * 1997-12-03 2000-09-26 Advanced Micro Devices, Inc. Integrated circuit chip package and method of making the same
US20040183185A1 (en) * 1998-02-06 2004-09-23 Avner Badihi Packaged integrated circuits and methods of producing thereof
US9530945B2 (en) 1998-02-06 2016-12-27 Invensas Corporation Integrated circuit device
US8592831B2 (en) 1998-02-06 2013-11-26 Invensas Corp. Integrated circuit device
US20070013044A9 (en) * 1998-02-06 2007-01-18 Avner Badihi Packaged integrated circuits and methods of producing thereof
US20070040180A1 (en) * 1998-02-06 2007-02-22 Tessera Technologies Hungary Kft. Integrated circuit device
US6624505B2 (en) * 1998-02-06 2003-09-23 Shellcase, Ltd. Packaged integrated circuits and methods of producing thereof
US7408249B2 (en) 1998-02-06 2008-08-05 Tessera Technologies Hungary Kft. Packaged integrated circuits and methods of producing thereof
US20100323475A1 (en) * 1998-02-06 2010-12-23 Tessera Technologies Hungary Kft.. Integrated circuit device
US7781240B2 (en) 1998-02-06 2010-08-24 Tessera Technologies Hungary Kft. Integrated circuit device
US20070042562A1 (en) * 1998-02-06 2007-02-22 Tessera Technologies Hungary Kft. Integrated circuit device
US7678706B2 (en) 1998-03-20 2010-03-16 Renesas Technology Corp. Method of manufacturing a semiconductor device
US6982475B1 (en) 1998-03-20 2006-01-03 Mcsp, Llc Hermetic wafer scale integrated circuit structure
US20060049499A1 (en) * 1998-03-20 2006-03-09 Yoshinori Miyaki Semiconductor device and its manufacturing method
US7205181B1 (en) 1998-03-20 2007-04-17 Mcsp, Llc Method of forming hermetic wafer scale integrated circuit structure
US6989334B2 (en) 1998-03-20 2006-01-24 Renesas Technology Corp. Manufacturing method of a semiconductor device
US7205635B1 (en) 1998-03-20 2007-04-17 Mcsp, Llc Hermetic wafer scale integrated circuit structure
US20070298545A1 (en) * 1998-03-20 2007-12-27 Yoshinori Miyaki Method of manufacturing a semiconductor device
US6753208B1 (en) 1998-03-20 2004-06-22 Mcsp, Llc Wafer scale method of packaging integrated circuit die
US6555469B1 (en) 1998-03-20 2003-04-29 Microcsp, Inc. Chip scale packages
US7215025B1 (en) * 1998-03-20 2007-05-08 Mcsp, Llc Wafer scale semiconductor structure
US20030207572A1 (en) * 1998-03-20 2003-11-06 Miyaki Yoshinori Semiconductor device and its manufacturing method
US7247576B2 (en) 1998-03-20 2007-07-24 Renesas Technology Corp. Method of manufacturing a semiconductor device
US6198165B1 (en) * 1998-05-29 2001-03-06 Sharp Kabushiki Kaisha Semiconductor device
EP0973197A3 (en) * 1998-07-16 2002-08-21 Nitto Denko Corporation Wafer-scale package structure and circuit board used therein
US7537958B1 (en) 1998-08-05 2009-05-26 Fairchild Semiconductor Corporation High performance multi-chip flip chip package
US20090230540A1 (en) * 1998-08-05 2009-09-17 Rajeev Joshi High performance multi-chip flip chip package
US6133634A (en) * 1998-08-05 2000-10-17 Fairchild Semiconductor Corporation High performance flip chip package
US7892884B2 (en) 1998-08-05 2011-02-22 Fairchild Semiconductor Corporation High performance multi-chip flip chip package
US20040159939A1 (en) * 1998-08-05 2004-08-19 Fairchild Semiconductor Corporation High performance multi-chip flip chip package
US6294403B1 (en) 1998-08-05 2001-09-25 Rajeev Joshi High performance flip chip package
US6992384B2 (en) 1998-08-05 2006-01-31 Fairchild Semiconductor Corporation High performance multi-chip flip chip package
WO2000008684A1 (en) * 1998-08-05 2000-02-17 Fairchild Semiconductor Corporation High performance flip chip package
US6291894B1 (en) * 1998-08-31 2001-09-18 Micron Technology, Inc. Method and apparatus for a semiconductor package for vertical surface mounting
US6903465B2 (en) 1998-08-31 2005-06-07 Micron Technology, Inc. Method and apparatus for a semiconductor package for vertical surface mounting
US6511863B2 (en) 1998-08-31 2003-01-28 Micron Technology, Inc. Method and apparatus for a semiconductor package for vertical surface mounting
US6329494B1 (en) 1998-10-30 2001-12-11 Hitachi Chemical Dupont Microsystems Ltd. Photosensitive resin composition
EP1013650A2 (en) * 1998-10-30 2000-06-28 Hitachi Chemical DuPont MicroSystems Ltd. Tetracarboxylic dianhydride, derivative and production thereof, polyimide precursor, polyimide, resin composition, photosensitive resin composition, method of forming relief pattern, and electronic part
EP1013650A3 (en) * 1998-10-30 2001-10-24 Hitachi Chemical DuPont MicroSystems Ltd. Tetracarboxylic dianhydride, derivative and production thereof, polyimide precursor, polyimide, resin composition, photosensitive resin composition, method of forming relief pattern, and electronic part
US6600053B2 (en) 1998-10-30 2003-07-29 Hitachi Chemical Dupont Microsystems Ltd. Method of preparing photosensitive resin composition
EP0999588A2 (en) * 1998-11-06 2000-05-10 Sony Corporation Semiconductor device and method for assembling the same
EP0999588A3 (en) * 1998-11-06 2003-01-08 Sony Corporation Semiconductor device and method for assembling the same
KR100554462B1 (en) * 1998-12-18 2006-05-22 삼성전자주식회사 Manufacturing Method for Semiconductor Chip Having Polymer Layer
US7074493B1 (en) 1999-01-29 2006-07-11 The University Of Akron Polyimides used as microelectronic coatings
WO2000045435A1 (en) * 1999-01-29 2000-08-03 The University Of Akron Polyimides used as microelectronic coatings
US6373273B2 (en) 1999-02-16 2002-04-16 Micron Technology, Inc. Test insert containing vias for interfacing a device containing contact bumps with a test substrate
US6426642B1 (en) 1999-02-16 2002-07-30 Micron Technology, Inc. Insert for seating a microelectronic device having a protrusion and a plurality of raised-contacts
US20010053567A1 (en) * 1999-02-16 2001-12-20 Salman Akram Method of forming a test insert for interfacing a device containing contact bumps with a test substrate
US6617687B2 (en) 1999-02-16 2003-09-09 Micron Technology, Inc. Method of forming a test insert for interfacing a device containing contact bumps with a test substrate
US6373268B1 (en) 1999-05-10 2002-04-16 Intel Corporation Test handling method and equipment for conjoined integrated circuit dice
US6873046B2 (en) 1999-06-28 2005-03-29 Micron Technology, Inc. Chip-scale package and carrier for use therewith
US20010021541A1 (en) * 1999-06-28 2001-09-13 Salman Akram Wafer-level package and methods of fabricating
US7256069B2 (en) 1999-06-28 2007-08-14 Micron Technology, Inc. Wafer-level package and methods of fabricating
US6228687B1 (en) 1999-06-28 2001-05-08 Micron Technology, Inc. Wafer-level package and methods of fabricating
US6521995B1 (en) * 1999-06-28 2003-02-18 Micron Technology, Inc. Wafer-level package
US20030085466A1 (en) * 1999-06-28 2003-05-08 Salman Akram Chip-scale package and carrier for use therewith
US6269999B1 (en) * 1999-08-06 2001-08-07 Texas Instruments Incorporated Semiconductor chip mounting method utilizing ultrasonic vibrations
WO2001045166A3 (en) * 1999-12-14 2002-04-11 Infineon Technologies Ag Encasing arrangement for a semiconductor component
US20050040517A1 (en) * 1999-12-14 2005-02-24 Christian Hauser Encasing arrangement for a semicoductor component
WO2001045166A2 (en) * 1999-12-14 2001-06-21 Infineon Technologies Ag Encasing arrangement for a semiconductor component
US7208827B2 (en) 1999-12-14 2007-04-24 Infineon Technologies Ag Encasing arrangement for a semiconductor component
KR100451924B1 (en) * 2000-02-07 2004-10-12 롬 가부시키가이샤 Mounting structure for semiconductor chip, semiconductor device, and method of manufacturing semiconductor device
US20020173069A1 (en) * 2000-02-07 2002-11-21 Kazutaka Shibata Mounting structure of semiconductor chip, semiconductor device and method of making the semiconductor device
US20050142691A1 (en) * 2000-02-07 2005-06-30 Kazutaka Shibata Mounting structure of semiconductor chip, semiconductor device and method of making the semiconductor device
WO2001059839A1 (en) * 2000-02-07 2001-08-16 Rohm Co., Ltd. Mounting structure for semiconductor chip, semiconductor device, and method of manufacturing semiconductor device
US7285446B2 (en) * 2000-02-07 2007-10-23 Rohm Co., Ltd. Mounting structure of semiconductor chip, semiconductor device and method of making the semiconductor device
US6900534B2 (en) * 2000-03-16 2005-05-31 Texas Instruments Incorporated Direct attach chip scale package
US20050140025A1 (en) * 2000-03-16 2005-06-30 Masood Murtuza Direct attach chip scale package
EP1137066A3 (en) * 2000-03-24 2004-12-22 Shinko Electric Industries Co. Ltd. Semiconductor device and process of production of same
EP1137066A2 (en) * 2000-03-24 2001-09-26 Shinko Electric Industries Co. Ltd. Semiconductor device and process of production of same
US7253090B2 (en) 2000-04-04 2007-08-07 International Rectifier Corporation Chip scale surface mounted device and process of manufacture
US20050186707A1 (en) * 2000-04-04 2005-08-25 International Rectifier Corp. Chip scale surface mounted device and process of manufacture
US20040224438A1 (en) * 2000-04-04 2004-11-11 International Rectifier Corporation Chip scale surface mounted device and process of manufacture
US7476979B2 (en) 2000-04-04 2009-01-13 International Rectifier Corporation Chip scale surface mounted device and process of manufacture
US7122887B2 (en) 2000-04-04 2006-10-17 International Rectifier Corporation Chip scale surface mounted device and process of manufacture
US20060220123A1 (en) * 2000-04-04 2006-10-05 International Rectifier Corporation Chip scale surface mounted device and process of manufacture
US6890845B2 (en) 2000-04-04 2005-05-10 International Rectifier Corporation Chip scale surface mounted device and process of manufacture
WO2002003460A3 (en) * 2000-07-03 2002-07-18 Infineon Technologies Ag Semiconductor chip module with a protective film
WO2002003460A2 (en) * 2000-07-03 2002-01-10 Infineon Technologies Ag Semiconductor chip module with a protective film
US6737285B2 (en) 2000-07-07 2004-05-18 Sanyo Electric Co., Ltd. Semiconductor device manufacturing method
US20020004250A1 (en) * 2000-07-07 2002-01-10 Koji Iketani Semiconductor device manufacturing method
US6415973B1 (en) * 2000-07-18 2002-07-09 Chartered Semiconductor Manufacturing Ltd. Method of application of copper solution in flip-chip, COB, and micrometal bonding
US6528330B2 (en) * 2000-08-03 2003-03-04 Sanyo Electric Co., Ltd. Semiconductor device manufacturing method
US6413796B1 (en) * 2000-08-31 2002-07-02 Kil Seob Noh Tape for semiconductor package, method of manufacturing the same, and method of manufacturing the package using the tape
US20020048828A1 (en) * 2000-09-06 2002-04-25 Noriaki Sakamoto Semiconductor device and method of manufacturing the same
US6963126B2 (en) 2000-09-06 2005-11-08 Sanyo Electric Co., Ltd. Semiconductor device with under-fill material below a surface of a semiconductor chip
EP1187205A2 (en) * 2000-09-06 2002-03-13 Sanyo Electric Co., Ltd. Chip scale package with thermally and electrically conductive pad and manufacturing method thereof
EP1187205A3 (en) * 2000-09-06 2004-06-23 Sanyo Electric Co., Ltd. Chip scale package with thermally and electrically conductive pad and manufacturing method thereof
EP1199746A2 (en) * 2000-10-05 2002-04-24 SANYO ELECTRIC Co., Ltd. Resin-moulded semiconductor device with heat radiating electrode
US6967401B2 (en) 2000-10-05 2005-11-22 Sanyo Electric Co., Ltd. Semiconductor device, semiconductor module and hard disk
US20020041023A1 (en) * 2000-10-05 2002-04-11 Noriaki Sakamoto Semiconductor device, semiconductor module and hard disk
EP1195746A2 (en) * 2000-10-05 2002-04-10 SANYO ELECTRIC Co., Ltd. Semiconductor device, semiconductor module and hard disk
EP1195746A3 (en) * 2000-10-05 2008-06-04 SANYO ELECTRIC Co., Ltd. Semiconductor device, semiconductor module and hard disk
EP1199746A3 (en) * 2000-10-05 2004-04-21 SANYO ELECTRIC Co., Ltd. Resin-moulded semiconductor device with heat radiating electrode
EP1207555A1 (en) * 2000-11-16 2002-05-22 Texas Instruments Incorporated Flip-chip on film assembly for ball grid array packages
WO2002051217A3 (en) * 2000-12-21 2003-07-24 Shellcase Ltd Packaged integrated circuits and methods of producing thereof
US6777261B2 (en) 2000-12-26 2004-08-17 Micron Technology, Inc. Method and apparatus for a semiconductor package for vertical surface mounting
FR2819936A1 (en) * 2001-01-22 2002-07-26 St Microelectronics Sa METHOD FOR MANUFACTURING A SEMICONDUCTOR PACKAGE AND SEMICONDUCTOR PACKAGE WITH INTEGRATED CIRCUIT CHIPS
WO2002058131A1 (en) * 2001-01-22 2002-07-25 Stmicroelectronics Sa Method for making a semiconductor package and semiconductor package with integrated circuit chips
US20030132531A1 (en) * 2001-03-28 2003-07-17 Martin Standing Surface mounted package with die bottom spaced from support board
US6930397B2 (en) 2001-03-28 2005-08-16 International Rectifier Corporation Surface mounted package with die bottom spaced from support board
US20040104489A1 (en) * 2001-03-28 2004-06-03 International Rectifier Corporation Direct fet device for high frequency application
US7119447B2 (en) 2001-03-28 2006-10-10 International Rectifier Corporation Direct fet device for high frequency application
US7285866B2 (en) 2001-03-28 2007-10-23 International Rectifier Corporation Surface mounted package with die bottom spaced from support board
US20030001247A1 (en) * 2001-06-18 2003-01-02 International Rectifier Corporation High voltage semiconductor device housing with increased clearance between housing can and die for improved flux flushing
US7476964B2 (en) 2001-06-18 2009-01-13 International Rectifier Corporation High voltage semiconductor device housing with increased clearance between housing can and die for improved flux flushing
EP1283547A1 (en) * 2001-07-31 2003-02-12 United Test Center Inc. Packaging process for semiconductor package
US6967412B2 (en) 2001-08-24 2005-11-22 International Rectifier Corporation Wafer level underfill and interconnect process
US7566955B2 (en) 2001-08-28 2009-07-28 Tessera, Inc. High-frequency chip packages
EP1289010A1 (en) * 2001-08-29 2003-03-05 United Test Center Inc. Semiconductor device without use of chip carrier and method of making the same
KR100446913B1 (en) * 2001-08-30 2004-09-04 울트라테라 코포레이션 Semiconductor device without use of chip carrier and method for making the same
USRE41559E1 (en) 2001-10-10 2010-08-24 International Rectifier Corporation Semiconductor device package with improved cooling
US7113655B2 (en) * 2002-02-18 2006-09-26 Sony Corporation Image processing apparatus
US20030156220A1 (en) * 2002-02-18 2003-08-21 Atsushi Narita Image processing apparatus
US7545036B2 (en) 2002-04-03 2009-06-09 Oki Semiconductor Co., Ltd. Semiconductor device that suppresses variations in high frequency characteristics of circuit elements
US20070021089A1 (en) * 2002-04-03 2007-01-25 Makoto Terui Semiconductor device that suppresses variations in high frequency characteristics of circuit elements
US20030205808A1 (en) * 2002-04-03 2003-11-06 Makoto Terui Semiconductor device
US7157794B2 (en) * 2002-04-03 2007-01-02 Oki Electric Industry Co., Ltd. Semiconductor device that suppresses variations in high frequency characteristics of circuit elements
US7282397B2 (en) 2002-04-08 2007-10-16 Micron Technology, Inc. Methods for designing bond pad rerouting elements for use in stacked semiconductor device assemblies and for assembling semiconductor devices
US20100078792A1 (en) * 2002-04-08 2010-04-01 Micron Technology, Inc. Bond pad rerouting element, rerouted semiconductor devices including the rerouting element, and assemblies including the rerouted semiconductor devices
US7423336B2 (en) 2002-04-08 2008-09-09 Micron Technology, Inc. Bond pad rerouting element, rerouted semiconductor devices including the rerouting element, and assemblies including the rerouted semiconductor devices
US7094631B2 (en) 2002-04-08 2006-08-22 Micron Technology, Inc. Methods for designing bond pad rerouting elements for use in stacked semiconductor device assemblies and for assembling semiconductor devices
US6987325B2 (en) 2002-04-08 2006-01-17 Micron Technology, Inc. Bond pad rerouting element and stacked semiconductor device assemblies including the rerouting element
US20040036182A1 (en) * 2002-04-08 2004-02-26 Corisis David J. Bond pad rerouting element and stacked semiconductor device assemblies including the rerouting element
US20090008797A1 (en) * 2002-04-08 2009-01-08 Micron Technology, Inc. Bond pad rerouting element, rerouted semiconductor devices including the rerouting element, and assemblies including the rerouted semiconductor devices
US20030189256A1 (en) * 2002-04-08 2003-10-09 Corisis David J. Bond pad rerouting element, rerouted semiconductor devices including the rerouting element, stacked chip assemblies including the rerouted semiconductor devices, and methods
US7944057B2 (en) 2002-04-08 2011-05-17 Round Rock Research, Llc Bond pad rerouting element, rerouted semiconductor devices including the rerouting element, and assemblies including the rerouted semiconductor devices
US7851922B2 (en) 2002-04-08 2010-12-14 Round Rock Research, Llc Bond pad rerouting element, rerouted semiconductor devices including the rerouting element, and assemblies including the rerouted semiconductor devices
US20060166404A1 (en) * 2002-04-08 2006-07-27 Corisis David J Methods for designing bond pad rerouting elements for use in stacked semiconductor device assemblies and for assembling semiconductor devices
US7282805B2 (en) 2002-04-08 2007-10-16 Micron Technology, Inc. Bond pad rerouting element and stacked semiconductor device assemblies including the rerouting element
US20060113650A1 (en) * 2002-04-08 2006-06-01 Corisis David J Bond pad rerouting element and stacked semiconductor device assemblies including the rerouting element
US20040142506A1 (en) * 2002-04-08 2004-07-22 Corisis David J. Methods for designing bond pad rerouting elements for use in stacked semiconductor device assemblies and for assembling semiconductor devices
US20050148112A1 (en) * 2002-04-11 2005-07-07 Weekamp Johannus W. Method of manufacturing an electronic device, and electronic device
US7052933B2 (en) * 2002-04-11 2006-05-30 Koninklijke Philips Electronics N.V. Method of manufacturing an electronic device, and electronic device
US7579697B2 (en) 2002-07-15 2009-08-25 International Rectifier Corporation Arrangement for high frequency application
US7397137B2 (en) 2002-07-15 2008-07-08 International Rectifier Corporation Direct FET device for high frequency application
US20070012947A1 (en) * 2002-07-15 2007-01-18 International Rectifier Corporation Direct FET device for high frequency application
US20080246127A1 (en) * 2002-07-15 2008-10-09 International Rectifier Corporation Arrangement for high frequency application
US20040108304A1 (en) * 2002-10-04 2004-06-10 Swenson Edward J. Method of forming dimensionally precise slots in resilient mask of miniature component carrier
US6919532B2 (en) 2002-10-04 2005-07-19 Electro Scientific Industries, Inc. Method of forming dimensionally precise slots in resilient mask of miniature component carrier
US7033664B2 (en) 2002-10-22 2006-04-25 Tessera Technologies Hungary Kft Methods for producing packaged integrated circuit devices and packaged integrated circuit devices produced thereby
US6841865B2 (en) 2002-11-22 2005-01-11 International Rectifier Corporation Semiconductor device having clips for connecting to external elements
US20040099940A1 (en) * 2002-11-22 2004-05-27 International Rectifier Corporation Semiconductor device having clips for connecting to external elements
US20040251525A1 (en) * 2003-06-16 2004-12-16 Shellcase Ltd. Methods and apparatus for packaging integrated circuit devices
US20050205977A1 (en) * 2003-06-16 2005-09-22 Shellcase Ltd. Methods and apparatus for packaging integrated circuit devices
US6972480B2 (en) 2003-06-16 2005-12-06 Shellcase Ltd. Methods and apparatus for packaging integrated circuit devices
US7265440B2 (en) 2003-06-16 2007-09-04 Tessera Technologies Hungary Kft. Methods and apparatus for packaging integrated circuit devices
US7642629B2 (en) 2003-06-16 2010-01-05 Tessera Technologies Hungary Kft. Methods and apparatus for packaging integrated circuit devices
US7495341B2 (en) 2003-07-03 2009-02-24 Tessera Technologies Hungary Kft. Methods and apparatus for packaging integrated circuit devices
US20050104179A1 (en) * 2003-07-03 2005-05-19 Shellcase Ltd. Methods and apparatus for packaging integrated circuit devices
US7192796B2 (en) 2003-07-03 2007-03-20 Tessera Technologies Hungary Kft. Methods and apparatus for packaging integrated circuit devices
US7479398B2 (en) 2003-07-03 2009-01-20 Tessera Technologies Hungary Kft. Methods and apparatus for packaging integrated circuit devices
US11716816B2 (en) 2003-09-18 2023-08-01 Imberatek, Llc Method for manufacturing an electronic module and electronic module
US7224056B2 (en) 2003-09-26 2007-05-29 Tessera, Inc. Back-face and edge interconnects for lidded package
US7692287B2 (en) * 2004-05-21 2010-04-06 Nec Corporation Semiconductor device and wiring board
US20080237890A1 (en) * 2004-05-21 2008-10-02 Masamoto Tago Semiconductor Device and Wiring Board
US20050269677A1 (en) * 2004-05-28 2005-12-08 Martin Standing Preparation of front contact for surface mounting
US20060060984A1 (en) * 2004-09-17 2006-03-23 Casio Computer Co., Ltd. Semiconductor device packaged into chip size and manufacturing method thereof
US7417330B2 (en) * 2004-09-17 2008-08-26 Casio Computer Co., Ltd. Semiconductor device packaged into chip size and manufacturing method thereof
CN100452367C (en) * 2004-09-17 2009-01-14 卡西欧计算机株式会社 Semiconductor device packaged into chip size and manufacturing method thereof
US20080286903A1 (en) * 2004-09-17 2008-11-20 Casio Computer Co., Ltd. Semiconductor device packaged into chip size and manufacturing method thereof
US7867826B2 (en) 2004-09-17 2011-01-11 Casio Computer Co., Ltd. Semiconductor device packaged into chip size and manufacturing method thereof
US8039931B2 (en) * 2004-11-29 2011-10-18 Infineon Technologies Ag Power semiconductor component having a topmost metallization layer
US20060145342A1 (en) * 2004-11-29 2006-07-06 Josef Maynollo Power semiconductor component and method for the production thereof
US8603912B2 (en) 2004-11-29 2013-12-10 Infineon Technologies Ag Power semiconductor component and method for the production thereof
US8143095B2 (en) 2005-03-22 2012-03-27 Tessera, Inc. Sequential fabrication of vertical conductive interconnects in capped chips
US8097938B2 (en) 2005-04-20 2012-01-17 International Rectifier Corporation Conductive chip-scale package
US7524701B2 (en) 2005-04-20 2009-04-28 International Rectifier Corporation Chip-scale package
US20060240598A1 (en) * 2005-04-20 2006-10-26 International Rectifier Corporation Chip scale package
US20090174058A1 (en) * 2005-04-20 2009-07-09 International Rectifier Corporation Chip scale package
US9799623B2 (en) 2005-04-21 2017-10-24 Infineon Technologies Americas Corp. Semiconductor package with conductive clip
US8061023B2 (en) 2005-04-21 2011-11-22 International Rectifier Corporation Process of fabricating a semiconductor package
US7368325B2 (en) 2005-04-21 2008-05-06 International Rectifier Corporation Semiconductor package
US20060249836A1 (en) * 2005-04-22 2006-11-09 Andy Farlow Chip-scale package
US8466546B2 (en) 2005-04-22 2013-06-18 International Rectifier Corporation Chip-scale package
US11792941B2 (en) 2005-06-16 2023-10-17 Imberatek, Llc Circuit board structure and method for manufacturing a circuit board structure
US20070013066A1 (en) * 2005-07-15 2007-01-18 Siliconware Precision Industries Co., Ltd. Semiconductor package and fabrication method thereof
US7566853B2 (en) 2005-08-12 2009-07-28 Tessera, Inc. Image sensor employing a plurality of photodetector arrays and/or rear-illuminated architecture
US20070034777A1 (en) * 2005-08-12 2007-02-15 Tessera, Inc. Image sensor employing a plurality of photodetector arrays and/or rear-illuminated architecture
US7936062B2 (en) 2006-01-23 2011-05-03 Tessera Technologies Ireland Limited Wafer level chip packaging
US20080017797A1 (en) * 2006-07-21 2008-01-24 Zhaohui Cheng Pattern inspection and measurement apparatus
US9548145B2 (en) 2007-01-05 2017-01-17 Invensas Corporation Microelectronic assembly with multi-layer support structure
US8604605B2 (en) 2007-01-05 2013-12-10 Invensas Corp. Microelectronic assembly with multi-layer support structure
US9293423B2 (en) 2007-04-30 2016-03-22 Intel Deutschland Gmbh Workpiece with semiconductor chips, semiconductor device and method for producing a workpiece with semiconductor chips
US9601475B2 (en) 2007-04-30 2017-03-21 Intel Deutschland Gmbh Workpiece with semiconductor chips, semiconductor device and method for producing a workpiece with semiconductor chips
US8779563B2 (en) * 2007-04-30 2014-07-15 Intel Mobile Communications GmbH Workpiece with semiconductor chips, semiconductor device and method for producing a workpiece with semiconductor chips
US20130228904A1 (en) * 2007-04-30 2013-09-05 Intel Mobile Communications GmbH Workpiece with Semiconductor Chips, Semiconductor Device and Method for Producing a Workpiece with Semiconductor Chips
USRE49970E1 (en) 2009-05-19 2024-05-14 Imberatek, Llc Manufacturing method and electronic module with new routing possibilities
US10854525B2 (en) * 2013-03-22 2020-12-01 Applied Materials, Inc. Method of curing thermoplastics with microwave energy
US20190148252A1 (en) * 2013-03-22 2019-05-16 Applied Materials, Inc. Method of curing thermoplastics with microwave energy
USRE49047E1 (en) 2013-05-13 2022-04-19 Nichia Corporation Light emitting device
US10121946B2 (en) 2013-05-13 2018-11-06 Nichia Corporation Light emitting device
US10354934B2 (en) * 2014-06-08 2019-07-16 UTAC Headquarters Pte. Ltd. Semiconductor packages and methods of packaging semiconductor devices
US9978658B2 (en) * 2014-06-08 2018-05-22 UTAC Headquarters Pte. Ltd. Semiconductor packages and methods of packaging semiconductor devices
US20170077007A1 (en) * 2014-06-08 2017-03-16 UTAC Headquarters Pte. Ltd. Semiconductor packages and methods of packaging semiconductor devices
US10120971B2 (en) * 2016-08-30 2018-11-06 Taiwan Semiconductor Manufacturing Co., Ltd. Integrated fan-out package and layout method thereof
US20190069413A1 (en) * 2017-08-30 2019-02-28 Panasonic Intellectual Property Management Co., Ltd. Flexible printed circuit and imaging apparatus including same
US10973128B2 (en) * 2017-08-30 2021-04-06 Panasonic Intellectual Property Management Co., Ltd. Flexible printed circuit and imaging apparatus including same
US10522440B2 (en) * 2017-11-07 2019-12-31 Taiwan Semiconductor Manufacturing Co., Ltd. Package structure and method of manufacturing the same
US20190139847A1 (en) * 2017-11-07 2019-05-09 Taiwan Semiconductor Manufacturing Co., Ltd. Package structure and method of manufacturing the same
US10645808B2 (en) * 2018-02-22 2020-05-05 Apple Inc. Devices with radio-frequency printed circuits
US20190261509A1 (en) * 2018-02-22 2019-08-22 Apple Inc. Devices With Radio-Frequency Printed Circuits
US20220246508A1 (en) * 2021-01-29 2022-08-04 Mediatek Inc. Ball pad design for semiconductor packages
US12021013B2 (en) * 2021-01-29 2024-06-25 Mediatek Inc. Ball pad design for semiconductor packages

Also Published As

Publication number Publication date
JPH08335653A (en) 1996-12-17
KR100392148B1 (en) 2003-11-01

Similar Documents

Publication Publication Date Title
US5814894A (en) Semiconductor device, production method thereof, and tape carrier for semiconductor device used for producing the semiconductor device
US7683268B2 (en) Semiconductor module with high process accuracy, manufacturing method thereof, and semiconductor device therewith
US7586183B2 (en) Multilevel semiconductor module and method for fabricating the same
US7875980B2 (en) Semiconductor device having laminated structure
US5990546A (en) Chip scale package type of semiconductor device
US6338767B1 (en) Circuit component built-in module and method for producing the same
CN100487888C (en) Semiconductor device, semiconductor crystal wafer, semiconductor assembly and manufacturing method for semiconductor device
JP3946523B2 (en) Manufacturing method of substrate having fine pitch small diameter via
US20070164349A1 (en) Circuit board, circuit apparatus, and method of manufacturing the circuit board
JP2003500832A (en) High density electronic package and method of manufacturing the same
US10098243B2 (en) Printed wiring board and semiconductor package
US9338886B2 (en) Substrate for mounting semiconductor, semiconductor device and method for manufacturing semiconductor device
JP2005109067A (en) Semiconductor device and manufacturing method thereof
TW200832655A (en) Package structure with circuit directly connected to chip
JPH0653621A (en) Three-dimentional printed circuit board, electronic circuit package using it, and manufacture of printed circuit board
JP2000100985A (en) Semiconductor device mounting board, manufacture and use thereof
JP2000017072A (en) Heat bondable polyimide resin film, and semiconductor device using the same, its preparation and tape carrier for semiconductor device used therefor
KR20080073648A (en) Multilayer wiring board and method of manufacturing the same
JPH07111379A (en) Multi-chip module packaging type printed wiring board
JP7015804B2 (en) Manufacturing method of package structure with built-in parts
JPH1087988A (en) Heat-bonding polyimide resin film, semiconductor device using the same, its production, and tape carrier for semiconductor device using the same
JP2001068604A (en) Fixing resin, anisotropic conductive resin, semiconductor device and manufacture thereof, circuit board and electronic equipment
JP2986413B2 (en) AIRIA GRID ARRAY PACKAGE
JP3247638B2 (en) Chip support substrate for semiconductor package, semiconductor device, and method of manufacturing semiconductor device
JP2005109068A (en) Semiconductor device and manufacturing method thereof

Legal Events

Date Code Title Description
AS Assignment

Owner name: NITTO DENKO CORPORATION, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:IGARASHI, KAZUMASA;NAGASAWA, MEGUMU;TANIGAWA, SATOSHI;AND OTHERS;REEL/FRAME:007963/0917

Effective date: 19960329

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20060929