USRE41559E1 - Semiconductor device package with improved cooling - Google Patents

Semiconductor device package with improved cooling Download PDF

Info

Publication number
USRE41559E1
USRE41559E1 US11/514,327 US51432706A USRE41559E US RE41559 E1 USRE41559 E1 US RE41559E1 US 51432706 A US51432706 A US 51432706A US RE41559 E USRE41559 E US RE41559E
Authority
US
United States
Prior art keywords
major surface
web portion
conductive
semiconductor device
device according
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
US11/514,327
Inventor
Charles S. Cardwell
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Infineon Technologies North America Corp
Original Assignee
Infineon Technologies Americas Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to US32836201P priority Critical
Priority to US10/267,142 priority patent/US6784540B2/en
Application filed by Infineon Technologies Americas Corp filed Critical Infineon Technologies Americas Corp
Priority to US11/514,327 priority patent/USRE41559E1/en
Application granted granted Critical
Publication of USRE41559E1 publication Critical patent/USRE41559E1/en
Assigned to Infineon Technologies Americas Corp. reassignment Infineon Technologies Americas Corp. CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: INTERNATIONAL RECTIFIER CORPORATION
Application status is Active legal-status Critical
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/492Bases or plates or solder therefor
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3114Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/367Cooling facilitated by shape of device
    • H01L23/3675Cooling facilitated by shape of device characterised by the shape of the housing
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/42Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
    • H01L23/433Auxiliary members in containers characterised by their shape, e.g. pistons
    • H01L23/4334Auxiliary members in encapsulations
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/33Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/29198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298Fillers
    • H01L2224/29299Base material
    • H01L2224/293Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29338Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/29339Silver [Ag] as principal constituent
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/731Location prior to the connecting process
    • H01L2224/73151Location prior to the connecting process on different surfaces
    • H01L2224/73153Bump and layer connectors
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73253Bump and layer connectors
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3157Partial encapsulation or coating
    • H01L23/3185Partial encapsulation or coating the coating covering also the sidewalls of the semiconductor body
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/373Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
    • H01L23/3733Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon having a heterogeneous or anisotropic structure, e.g. powder or fibres in a matrix, wire mesh, porous structures
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01004Beryllium [Be]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01005Boron [B]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01006Carbon [C]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01023Vanadium [V]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01029Copper [Cu]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01046Palladium [Pd]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01047Silver [Ag]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/0105Tin [Sn]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01057Lanthanum [La]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01074Tungsten [W]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/102Material of the semiconductor or solid state bodies
    • H01L2924/1025Semiconducting materials
    • H01L2924/10251Elemental semiconductors, i.e. Group IV
    • H01L2924/10253Silicon [Si]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1204Optical Diode
    • H01L2924/12042LASER
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1204Optical Diode
    • H01L2924/12044OLED
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1301Thyristor
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1305Bipolar Junction Transistor [BJT]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1305Bipolar Junction Transistor [BJT]
    • H01L2924/13055Insulated gate bipolar transistor [IGBT]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1306Field-effect transistor [FET]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1306Field-effect transistor [FET]
    • H01L2924/13091Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161Cap
    • H01L2924/1615Shape
    • H01L2924/16152Cap comprising a cavity for hosting the device, e.g. U-shaped cap
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161Cap
    • H01L2924/166Material
    • H01L2924/167Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/3011Impedance

Abstract

A chip scale package has a semiconductor MOSFET die which has a top electrode surface covered with a layer of a photosensitive liquid epoxy which is photolithographically patterned to expose portions of the electrode surface and to act as a passivation layer and as a solder mask. A solderable contact layer is then formed over the passivation layer. The individual die are mounted drain side down in a metal clip or can with the drain electrode disposed coplanar with a flange extending from the can bottom. The metal clip or drain clip has a plurality, a parallel spaced fins extending from its outwardly facing surface.

Description

RELATED APPLICATION

This application claims the benefit and priority of U.S. Provisional Application No. 60/328,362 filed Oct. 10, 2001 entitled SEMICONDUCTOR DEVICE PACKAGE WITH IMPROVED COOLING and which is incorporated herein by reference.

FIELD OF THE INVENTION

This invention relates to semiconductor device packages and more specifically relates to a novel semiconductor device package with a finned heat sink for improved cooling.

BACKGROUND OF THE INVENTION

This invention relates to semiconductor devices and more specifically relates to a process for the low cost manufacture of a novel semiconductor device.

In prior art semiconductor devices, the housing area is frequently a large multiple of the area of the semiconductor die contained therein. Further, in many known semiconductor device, heat is taken out only from one side of the die, usually the bottom surface. In addition, the process for the manufacturing of prior art semiconductor devices is costly, specially when single device handling techniques are used.

In the presently known semiconductor die, particularly power MOSgated die, the top electrode (the source) is generally an aluminum contact containing about 1.0% silicon (hereafter an aluminum contact). The aluminum contact is used because it is well adapted to the wafer manufacturing process. However, it is difficult to form electrical connections to such aluminum contacts so a wire bond process is usually used in which a wire is ultrasonically bonded to the underlying aluminum contact. These wire-bond connections have a limited area and are thus a source of electrical resistance (RDSON) and of heat generation during operation. However, the bottom drain contact of a conventional MOSgated die is frequently a trimetal which is easily solderable or otherwise electrically connectable to a wide area contact surface without wire bonding as shown, for example, in U.S. Pat. No. 5,451,544. Thus, heat is primarily removed from the silicon die at the back contact surface, even though most heat is generated at the junction in the top surface and at the wire bonds. It would be desirable to remove heat from such a bottom drain in an improved manner.

It is known that solderable top contacts can be made to the top surface of a die, as shown in U.S. Pat. No. 5,047,833. However, the packages used for such solderable top contact structures have had very large “footprints” in comparison to the die area.

It would be desirable to produce a semiconductor device and a process for its manufacture which would occupy a smaller area on a circuit and would exhibit a lower RDSON than the known semiconductor devices.

It would be further desirable to produce such devices in a process which permits batch handling with reduced equipment on the production line and lower costs.

Devices are known in which the source side of a MOSgated device wafer is covered with a passivation layer, preferably a photosensitive liquid epoxy, or a silicon nitride layer, or the like. To form the passivation layer, the wafer is coated by spinning, screening, or otherwise depositing the liquid epoxy onto the wafer surface. The material is then dried and the coated wafer is exposed using standard photolithographic and masking techniques to form openings in the passivation layer to produce a plurality of spaced exposed surface areas of the underlying source metal and a similar opening to expose the underlying gate electrode of each die on the wafer. Thus, the passivation layer acts as a conventional passivation layer, but further acts as a plating resist (if required) and as a solder mask, designating and shaping the solder areas. The openings in the novel passivation layer can be made through to a conventional underlying solderable top metal such as a titanium/tungsten/nickel/silver metal. Alternatively, if the underlying metal is the more conventional aluminum metal the exposed aluminum can be plated with nickel and gold flash or other series of metals, resulting in a solderable surface, using the passivation as a plating resist. The tops of the plated metal segments are easily solderable, or otherwise contacted with low resistance, as compared to the high resistance connection of the usual wire bond to an aluminum electrode.

The source contact areas may have various geometries and can even constitute a single layer area region.

The wafer is then sawn or otherwise singulated into individual die. The individual die are then placed source-side down and a U-shaped, an L-shaped or a cup shaped, partially plated drain clip is connected to the solderable drain side of the die, using a conductive epoxy or solder, or the like to bond the drain clip to the bottom drain electrode of the die. The bottoms of the posts of the drain clip may be coplanar with the source-side surface (that is the tops of the contact projections) of the die, or the source-side surface may be offset inwardly with respect to the bottoms of the post to improve reliability. The outer surface of the die is then overmolded in a mold tray. A large number of die with such drain clips can be simultaneously molded in the mold tray.

The bonding material may be protected with a fillet of passivation material or by overmolding all, or a part of the assembly. The parts can be made in production by using a lead frame, a continuous strip, or by molding devices in a single block and singulating devices from that block.

After molding, the devices are tested and laser marked and are again sawn into individual devices.

Devices of this kind are shown in a copending application Ser. No. 09/819,774, filed Mar. 28, 2001 entitled CHIP SCALE SURFACE MOUNTED DEVICE AND PROCESS OF MANUFACTURE, the disclosure of which is incorporated herein by reference.

BRIEF DESCRIPTION OF THE INVENTION

In accordance with the invention the bottom of a die, that is, the upward facing drain or other power contact of a semiconductor die, is at least thermally connected to a conductive heat sink with a finned structure. Such a structure is particularly useful in applications which employ forced air cooling such as servers, in which the heat sink may be several millimeters thick; or in lap top or other applications, in which the heat sink may have a thickness of only ½ millimeter. The heat sink may be connected to the die as by a conductive solder, or a conductive adhesive such as a silver filled epoxy. The heat sink itself may be made of any suitable conductive material such as aluminum or metal-matrix polymer/epoxy and can be extruded, formed or molded.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a top view of a singulated power MOSFET die which can be housed in accordance with the invention.

FIG. 2 is a cross-section of FIG. 1 taken across section line 22 in FIG. 1.

FIG. 3 is a top view of the die of FIG. 1 after it has been processed to define a plurality of separate “solderable” source contact areas and a “solderable” gate area.

FIG. 4 is a cross-section of FIG. 3 taken across section line 44 in FIG. 3.

FIG. 5 is a view like that of FIG. 3 of a die with a modified source contact pattern.

FIG. 6 is a view like that of FIGS. 3 and 5 of a still further and large area “solderable” source contact pattern.

FIG. 7 is a top view of a still further contact topology (with a corner gate).

FIG. 8 is a cross-section of FIG. 7 taken across section lines 88 in FIG. 7.

FIG. 9 is a perspective view of a drain clip which can be modified in accordance with the invention.

FIG. 10 is a top view of the drain clip of FIG. 9, with mold lock openings formed in the clip.

FIG. 11 is a bottom view of the subassembly of the die of FIGS. 3 and 4 and the clip of FIG. 9.

FIG. 12 is a cross-section of FIG. 11 taken across section line 1212 in FIG. 11.

FIG. 13 shows the subassembly of FIGS. 11 and 12 after overmolding in a molding tray.

FIG. 14 is a cross-section of FIG. 13, taken across section lines 1414 in FIG. 13.

FIG. 15 is a cross-section of FIG. 13 taken across section line 1515 in FIG. 13.

FIG. 16 is a perspective view of a further embodiment of a drain clip which can be modified by the invention.

FIG. 17 is a top view of the clip of FIG. 16.

FIG. 18 is a bottom view of assembly of the clip of FIGS. 16 and 17 with a die of the general kind of that of FIGS. 3 and 4 after overmolding.

FIG. 19 is a cross-section of FIG. 18 taken across section line 1919 in FIG. 18.

FIG. 20 is a bottom view of a cup shaped drain clip with a die of the topology of FIGS. 7 and 8.

FIG. 21 is a cross-section of FIG. 20 taken across section lines 2121 in FIG. 20.

FIG. 22 shows a wafer of MOSFET die before singulation.

FIG. 23 shows process steps for the formation and patterning of a passivation layer on the source surface of the wafer of FIG. 22.

FIG. 24 shows the metalizing atop the passivation layer of FIG. 23.

FIG. 25 is an isometric view of the novel drain clip according to the invention.

FIG. 26 is a top plan view of the clip of FIG. 25.

FIG. 27 is a side plan view of FIG. 26.

FIG. 28 is an exploded perspective view of the modified drain clip of the invention as applied to a die and a support board.

FIG. 29 shows the structure of FIG. 25 after assembly.

FIG. 30 is a front plan view of FIG. 29.

FIG. 31 is an enlarged view of a portion of the device shown by FIG. 30.

FIGS. 32a and 32b show side and top views of a clip according to an alternative embodiment.

DETAILED DESCRIPTION OF THE DRAWINGS

The present invention provides a novel package for semiconductor die of the kind having power or other electrodes on opposite surfaces of the die and makes it possible, with low cost manufacturing techniques, to make both electrodes available for surface mounting on a common support surface, for example the metallized pattern on a printed circuit board with improved cooling. While the invention is described with reference to a vertical conduction power MOSFET having the gate and source electrode on one surface and a drain electrode on the opposite surface, the invention is equally applicable to IGBTs, thyristors, diodes and the like of various topologies.

Thus, as will be seen, a novel die clip surrounds and contacts at least a portion of the back side electrode (a drain electrode in a MOSFET) and at least one post of the clip extends over an edge of the die and terminates in a plane which is coplanar with, but insulated from the front surface contacts (gate and source in a MOSFET) and the die clip acts as a good heat sink by virtue. The device may then be overmolded around the back and sides of the die and clip to present flat, coplanar solderable contact surfaces for all die electrodes to a mounting surface.

All top contact surfaces are formed, using a novel solder mask to form easily solderable contact surfaces on the die top surface, while the die are in the wafer stage. Drain clips are then attached to the die after die singulation and are overmolded in a batch molding process.

FIG. 1 shows a typical power MOSFET 30 to which the invention can apply. The die 30 may be of the type shown in U.S. Pat. No. 5,795,793 but can be any kind of die having a junction containing silicon body 31, a top aluminum (that is, aluminum with 1.0% silicon) source electrode 32, an aluminum gate electrode 33 and a bottom drain electrode 34 (FIG. 2), which may be a conventional easily solderable trimetal. The top aluminum layer may be any other suitable metallic material. Connections are normally made to aluminum electrodes 32 and 33 by wire bonding.

As will be later described, a plurality of easily solderable contact posts 36 are secured to (formed on) the source electrode 32 and a contact post 37 is secured to the gate electrode 33 as shown in FIGS. 3 and 4. Contacts 36 and 37 are sub-flush by the thickness of the passivation in the case of a silver top metal die, and by about one-half the passivation thickness in the case of a plated aluminum top metal die. The flat contact tops are coplanar. Contact to these contact surfaces is made by a solder paste, which at minimum printable solder thickness is about 4 to 5 times as thick as layer 38, which is the passivation layer residing on the top surface of the die.

The pattern of contacts 36 can take different forms such as those shown in FIGS. 5, 11 and 18. Further, it is also possible to use a large area solderable contact such as source contacts 40, for the die of FIG. 6 and FIGS. 7 and 8. A metallizing process for forming contacts 36, 37 and 40 shall be later described.

In forming the package with die prepared as shown in FIGS. 3 to 8, a conductive plated (or partly plated) metal clip 45 of FIG. 9 is employed. Clip 45 may be a copper alloy with at least partially plated silver surfaces where contact to other surfaces is to be made. As will be later described, clip 45 is modified with fins for improved cooling.

Clip 45 has a general “U-shape” with shallow posts 46 of a length slightly greater than the thickness of die 31 as measured from the surface 47 to the free surfaces of columns 36, 37, plus the thickness of an adhesive used to connect the drain to the plated interior surface 47 of the flat thin web 48 of the clip. For example, the clip may have a total thickness along the full length of posts 45 of 0.7 mm and a length from surface 47 to the free end of posts 46 of about 0.39 mm. The distance between the posts 46 depends on the size of the die, and a distance of 5.6 mm has been used for a size 4.6 die of International Rectifier Corporation, with a total width of about 1.5 mm for each of posts 46.

Mold lock openings 48 and 49 may also be formed in the clip 45 as shown in FIG. 10.

The solderable bottom drain electrode 34 of the die 30 is electrically connected to and secured to the plated interior of drain clip 45 as by a conductive adhesive 60 as shown in FIGS. 12, 29, 30 and 31. The adhesive can, for example, be a silver loaded epoxy material which is suitably cured. Gaps 61 and 62 are left between the side edges of die 30 and the opposite sides of posts 46 of clip 45.

In the embodiment shown, the structure is dimensioned so that the free surfaces of posts 46 (the drain connector) and posts 36 and 37 are coplanar. In a preferred embodiment, the source electrode of the die may be offset inwardly in relation to free surfaces of posts 46 in order to improve the reliability of the device.

Thereafter and as shown in FIGS. 13, 14 and 15, the device of FIGS. 11 and 12 is overmolded with mold compound 70 in a mold tray. Mold compound 70 lies over the full exposed outer surface of clip 45, except for the outer free surfaces of posts 46. Mold compound fills into the gaps 61 and 62 as shown in FIGS. 13 and 15. The device is now ready for surface mounting to conductive traces on a printed circuit board, which are aligned with contacts 36, 37 and 46.

FIGS. 16 to 19 show a further embodiment of a device which can be modified by the invention, using a different clip geometry. Thus, the clip 80 of FIGS. 16 and 17 has a web 81 and three segmented projecting posts 82, 83 and 84. A die 30, which has projecting contacts 36 and 37 is first adhered, at its drain contact (not shown) to web 81 as shown in FIGS. 18 and 19 so that contacts 36, 37 and the free surfaces of drain clip projections 82, 83 and 84 lie in a common place. The device is then overmolded with molded compound 70 in a suitable mold tray.

FIGS. 20 and 21 show a still further embodiment of a package that may be modified according to the present invention in which the die of FIGS. 7 and 8 is mounted in a cup-shaped clip 100 which is a silver plated copper alloy. Clip 100 has an internal area greater in length and width than the die 30, and, the bottom drain electrode of die 30 is connected to the interior web surface 101 (FIG. 21) by silver loaded (conductive) epoxy 102, which is cured. Optionally, a ring of low stress high adhesion epoxy 103 may be applied around the die edge, sealing and adding structural strength to the package.

The top surface of solderable contact 40 is coplanar with drain clip projection surfaces 105. Thus, all of contacts 105, 40 and 27 will align with contact traces on a printed circuit board. The drain contacts may take any suitable form and could comprise a single contact or side, if desired.

FIGS. 22 to 24 show a process for forming conductive posts on the aluminum electrodes of a conventional die. Thus, a plurality of identical die, each having a gate electrode 37 and separate source electrodes (not numbered) are shown within wafer 110 prior to die singulation. While still in wafer form, the top surface of the wafer 110 is coated with a photoimagable solder mask 111. Mask 111 is a photosensitive liquid epoxy which will act as a passivation layer, a plating resist (if required) and a solder mask designating and shaping the solder areas. However, other mask materials, for example, silicon nitride, can be used. Using a conventional reticule, multiple openings 111a to 111d are formed through the mask to the underlying source and gate contacts on the die top metal. A laser etch process can also be used to form these openings.

As shown in FIG. 24, a series of metals 112 are then plated stop the surface of the wafer and the plating adheres to the metal of source 32 (and other electrodes) which are exposed through openings 111a to 111d, forming contacts 112a to 112d with the source and a similar contact to the gate. Metals 112a to 112d can consist of a first layer of nickel which makes good contact to the aluminum, followed by a gold flash. Alternatively, the nickel can be followed by layers of copper or tin, and the like, ending with an easily solderable metal top surface such a silver.

The wafer is then sawn to separate the die at lines 112 and 113 for example, and the die are singulated. The typical die 30 has the appearance shown in FIGS. 3 to 8 and has a plurality of solderable source contacts and gate contacts which project above insulation surface 38.

The singulated die are then placed drain source-side down, into conductive clips which are plated on their interior with silver or some other conductive coating. The die is bonded to the clip, using conventional bond material such as a conductive epoxy as previously described. The clips/cans can be presented in the form of a lead frame and the devices can be later singulated from the lead frame.

According to the present invention, the clip 45 (or 80 or 100) can be modified to improve the dissipation of heat that is generated by the die 30. Referring to FIGS. 25-27, a modified clip 45, for example, would include a web portion 201 having a free surface from which a plurality of cooling fins 200 extend away. According to an aspect of the present invention, web portion 201 can have an increased thickness for better heat extraction and spreading. In the embodiment shown by FIGS. 25-27, the clip 45 includes two posts 46 disposed at opposing edges of web portion 201 and extending away from the surface of web portion 201 which is electrically connected to an electrode of die 30, as will be explained later. The plurality of cooling fins 200, the two posts 46 and the web portion 201 are integrally connected to one another and form a unitary body, which may be made of aluminum, a metal matrix polymer, copper, a copper alloy or some other suitable thermally conductive material through extrusion, molding or some other suitable method. Of course, it should be recognized that a clip according to the present invention is not necessarily limited to the configuration shown by FIGS. 25-27 and may, for example, include fewer or more posts disposed at other positions.

Referring now to FIGS. 28-29, the back drain 34 of die 30 is conductively attached to the clip 45 by solder or by a conductive silver filled epoxy. Thus, the structure can be attached to a PCB or other mounting board 210 which will have suitable traces (not shown) to receive the source and gate electrodes 32, 33, while the posts 46 may also be connected to drain contact patterns on board 210. Referring specifically to FIGS. 30 and 31, the posts 46 are insulated from the edges of die 30 by an insulation filler 103.

The gate and source 32, 33 and drain 46 are separated within the die/board 210 bondline using a passivation process, similar to that used in the previously described manufacturing process.

A device according to the present invention is not restricted to clips having fins for dissipating the generated heat; other heat dissipating structures may be utilized. For example, as shown by FIGS. 32a and 32b, according to another embodiment of the present invention, a clip having an array of heat dissipating pins may be used to improve air flow. Each pin in such a clip is a mesa type structure which is able to dissipate heat, but not restrict the flow of air across the heat emitting surface.

In order to improve the solderability of the clips to contacts on a circuit board, the clips may be coated with a material that can be easily soldered such as, for example, nickel, nickel-gold, nickel-palladium or silver. In addition, the clips according to the present invention may be coated with a highly emissive coating to improve heat dissipation by radiation.

Although the present invention has been described in relation to particular embodiments thereof, many other variations and modifications and other uses will become apparent to those skilled in the art. It is preferred, therefore, that the present invention be limited not by the specific disclosure herein, but only by the appended claims.

Claims (36)

1. A semiconductor device comprising:
a semiconductor die having a first electrode disposed on a first major surface thereof and a second electrode disposed on a second major surface thereof;
an electrically conductive web portion having a first major surface electrically connected to said first electrode;
a plurality of heat conductive structures extending away from a second major surface of said web portion, said second major surface of said web portion being opposite to its first major surface; and
at least one conductive post extending from an edge of said web portion in a direction away from said first major surface of said web portion wherein said second electrode of said semiconductor die is adapted to be directly connected electrically and mechanically to a conductive pad and said conductive post includes a connection surface for electrical and mechanical connection to another conductive pad so that said package semiconductor die may become externally connectable to a substrate having said conductive pads with a conductive adhesive without the necessity for an auxiliary element for external connection.
2. A semiconductor device according to claim 1, wherein said electrically conductive web portion is electrically connected to said first electrode by a layer of conductive adhesive.
3. A semiconductor device according to claim 2, wherein said conductive adhesive comprises of solder.
4. A semiconductor device according to claim 2, wherein said conductive adhesive comprises of conductive epoxy.
5. A semiconductor device according to claim 1, wherein said plurality of heat conductive structures and said at least one conductive post are integral with said electrically conductive web portion thereby forming a unitary body.
6. A semiconductor device according to claim 5, wherein said unitary body comprises a thermally conductive material.
7. A semiconductor device according to claim 5, wherein said unitary body comprises one of aluminum and a metal matrix polymer.
8. A semiconductor device according to claim 1, further comprising at least another conductive post extending from another edge of said web portion in a direction away from said first major surface of said web portion.
9. A semiconductor device according to claim 1, wherein said semiconductor die is a power switching device.
10. A semiconductor device according to claim 9, wherein said power switching device is a MOSFET.
11. A semiconductor device according to claim 10, wherein said drain electrode of said MOSFET is electrically connected to said web portion.
12. A semiconductor device according to claim 1 5, wherein said unitary body comprises one of copper and copper alloy.
13. A semiconductor device according to claim 1, wherein each of said heat conductive structures is one of a fin and a pin.
14. A semiconductor device comprising:
a semiconductor die having a first electrode disposed on a first major surface thereof and a second electrode disposed on a second major surface thereof;
an electrically conductive web portion having a first major surface electrically connected to said first electrode;
a plurality of heat conductive structures extending away from a second major surface of said web portion, said second major surface of said web portion being opposite to its first major surface;
at least one conductive post extending from an edge of said web portion in a direction away from said first major surface of said web portion; and
an insulation filler disposed between said die and said at least one conductive post.
15. A semiconductor device comprising:
a semiconductor die having a first electrode disposed on a first major surface thereof and a second electrode disposed on a second major surface thereof;
an electrically conductive web portion having a first major surface electrically connected to said first electrode;
a plurality of heat conductive structures extending away from a second major surface of said web portion, said second major surface of said web portion being opposite to its first major surface;
at least one conductive post extending from an edge of said web portion in a direction away from said first major surface of said web portion; and
a third electrode disposed on said second major surface of said die.
16. A semiconductor device comprising:
a semiconductor die having a first electrode disposed on a first major surface thereof and a second electrode disposed on a second major surface thereof;
an electrically conductive web portion having a first major surface electrically connected to said first electrode;
a plurality of heat conductive structures extending away from a second major surface of said web portion, said second major surface of said web portion being opposite to its first major surface;
at least one conductive post extending from an edge of said web portion in a direction away from said first major surface of said web portion; and
a third electrode disposed on said second major surface of said die;
a passivation layer disposed over at least portions of said second electrode and said third electrode of said semiconductor die.
17. A clip comprising:
an electrically conductive web portion having a first major surface for adhesion and electrical connection to an electrode of a semiconductor die, and a second major surface opposite to said first major surface;
a plurality of fins connected to and extending away from said second major surface of said electrically conductive web portion; and
at least one conductive post connected to an edge of said electrically conductive web portion and extending away from said first major surface;
wherein said unitary body clip is comprised of a metal matrix polymer.
18. A clip according to claim 17, wherein said plurality of fins and said at least one conductive post are integrally connected to said electrically conductive web portion thereby forming a unitary body.
19. A clip according to claim 17, further comprising at least another conductive post connected to another edge of said electrically conductive web portion and extending away from said first major surface of said web portion.
20. A semiconductor device comprising:
a semiconductor die having a first electrode disposed on a first major surface thereof and a second electrode disposed on a second major surface thereof;
an electrically conductive web portion having a first major surface electrically connected to said first electrode;
a plurality of heat conductive structures thermally and mechanically coupled to a second major surface of said web portion, said second major surface of said web portion being opposite to its first major surface; and
at least one conductive post extending from an edge of said web portion in a direction away from said first major surface of said web portion wherein said second electrode of said semiconductor die is adapted to be directly connected electrically and mechanically to a conductive pad and said conductive post includes a connection surface for electrical and mechanical connection to another conductive pad so that said semiconductor die may become externally connectable to a substrate having said conductive pads with a conductive adhesive without the necessity for an auxiliary element for external connection.
21. A semiconductor device according to claim 20, wherein said electrically conductive web portion is electrically connected to said first electrode by a layer of conductive adhesive.
22. A semiconductor device according to claim 21, wherein said conductive adhesive comprises of solder.
23. A semiconductor device according to claim 21, wherein said conductive adhesive comprises of conductive epoxy.
24. A semiconductor device according to claim 20, wherein said plurality of heat conductive structures and said at least one conductive post are integral with said electrically conductive web portion thereby forming a unitary body.
25. A semiconductor device according to claim 24, wherein said unitary body comprises a thermally conductive material.
26. A semiconductor device according to claim 24, wherein said unitary body comprises one of aluminum and a metal matrix polymer.
27. A semiconductor device according to claim 20, further comprising an insulation filler disposed between said die and said at least conductive post.
28. A semiconductor device according to claim 20, further comprising at least another conductive post extending from another edge of said web portion in a direction away from said first major surface of said web portion.
29. A semiconductor device according to claim 20, wherein said semiconductor die is a power switching device.
30. A semiconductor device according to claim 29, wherein said power switching device is a MOSFET.
31. A semiconductor device according to claim 30, wherein said drain electrode of said MOSFET is electrically connected to said web portion.
32. A semiconductor device according to claim 20, wherein said semiconductor die further includes a third electrode disposed on said second major surface of said die.
33. A semiconductor device according to claim 32, further comprising a passivation layer disposed over at least portions of said second electrode and said third electrode of said semiconductor die.
34. A semiconductor device according to claim 24, wherein said unitary body comprises one of copper and copper alloy.
35. A semiconductor device according to claim 20, wherein said heat conductive structures comprise fins.
36. A semiconductor device according to claim 20, wherein said heat conductive structures comprise pins.
US11/514,327 2001-10-10 2006-08-31 Semiconductor device package with improved cooling Active USRE41559E1 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
US32836201P true 2001-10-10 2001-10-10
US10/267,142 US6784540B2 (en) 2001-10-10 2002-10-08 Semiconductor device package with improved cooling
US11/514,327 USRE41559E1 (en) 2001-10-10 2006-08-31 Semiconductor device package with improved cooling

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11/514,327 USRE41559E1 (en) 2001-10-10 2006-08-31 Semiconductor device package with improved cooling

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10/267,142 Reissue US6784540B2 (en) 2001-10-10 2002-10-08 Semiconductor device package with improved cooling

Publications (1)

Publication Number Publication Date
USRE41559E1 true USRE41559E1 (en) 2010-08-24

Family

ID=26952244

Family Applications (2)

Application Number Title Priority Date Filing Date
US10/267,142 Active US6784540B2 (en) 2001-10-10 2002-10-08 Semiconductor device package with improved cooling
US11/514,327 Active USRE41559E1 (en) 2001-10-10 2006-08-31 Semiconductor device package with improved cooling

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US10/267,142 Active US6784540B2 (en) 2001-10-10 2002-10-08 Semiconductor device package with improved cooling

Country Status (5)

Country Link
US (2) US6784540B2 (en)
JP (1) JP4195380B2 (en)
CN (1) CN1311548C (en)
TW (1) TW574749B (en)
WO (1) WO2003032388A1 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120168932A1 (en) * 2007-07-12 2012-07-05 Vishay General Semiconductor Llc Semiconductor assembly that includes a power semiconductor die located on a cell defined by first and second patterned polymer layers
US8536697B2 (en) * 2011-11-30 2013-09-17 Freescale Semiconductor, Inc. Packaged die for heat dissipation and method therefor
US9536800B2 (en) 2013-12-07 2017-01-03 Fairchild Semiconductor Corporation Packaged semiconductor devices and methods of manufacturing

Families Citing this family (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6930397B2 (en) * 2001-03-28 2005-08-16 International Rectifier Corporation Surface mounted package with die bottom spaced from support board
US6958536B2 (en) * 2000-11-14 2005-10-25 Honeywell International Inc. Microelectronic packages having rail along portion of lid periphery
US7416922B2 (en) * 2003-03-31 2008-08-26 Intel Corporation Heat sink with preattached thermal interface material and method of making same
US7014093B2 (en) * 2003-06-26 2006-03-21 Intel Corporation Multi-layer polymer-solder hybrid thermal interface material for integrated heat spreader and method of making same
US7527090B2 (en) * 2003-06-30 2009-05-05 Intel Corporation Heat dissipating device with preselected designed interface for thermal interface materials
US7098082B2 (en) * 2004-04-13 2006-08-29 Taiwan Semiconductor Manufacturing Company, Ltd. Microelectronics package assembly tool and method of manufacture therewith
US7678680B2 (en) * 2004-06-03 2010-03-16 International Rectifier Corporation Semiconductor device with reduced contact resistance
US20070013053A1 (en) * 2005-07-12 2007-01-18 Peter Chou Semiconductor device and method for manufacturing a semiconductor device
US7504733B2 (en) 2005-08-17 2009-03-17 Ciclon Semiconductor Device Corp. Semiconductor die package
US7560808B2 (en) * 2005-10-19 2009-07-14 Texas Instruments Incorporated Chip scale power LDMOS device
US7446375B2 (en) * 2006-03-14 2008-11-04 Ciclon Semiconductor Device Corp. Quasi-vertical LDMOS device having closed cell layout
US20070215997A1 (en) * 2006-03-17 2007-09-20 Martin Standing Chip-scale package
US7812437B2 (en) * 2006-05-19 2010-10-12 Fairchild Semiconductor Corporation Flip chip MLP with folded heat sink
US7719096B2 (en) * 2006-08-11 2010-05-18 Vishay General Semiconductor Llc Semiconductor device and method for manufacturing a semiconductor device
US20080036078A1 (en) 2006-08-14 2008-02-14 Ciclon Semiconductor Device Corp. Wirebond-less semiconductor package
DE102007002157A1 (en) * 2007-01-15 2008-07-17 Infineon Technologies Ag Semiconductor arrangement e.g. flap-ship-suitable power semiconductor arrangement, has drain-contact-soldering ball electrically connected with electrode plating, and source and gate soldering balls connected source and gate contact layers
US7447041B2 (en) * 2007-03-01 2008-11-04 Delphi Technologies, Inc. Compression connection for vertical IC packages
US8421214B2 (en) 2007-10-10 2013-04-16 Vishay General Semiconductor Llc Semiconductor device and method for manufacturing a semiconductor device
US7955893B2 (en) * 2008-01-31 2011-06-07 Alpha & Omega Semiconductor, Ltd Wafer level chip scale package and process of manufacture
US8373257B2 (en) * 2008-09-25 2013-02-12 Alpha & Omega Semiconductor Incorporated Top exposed clip with window array
DE102008049188A1 (en) * 2008-09-26 2010-04-01 Osram Opto Semiconductors Gmbh An optoelectronic module with a carrier substrate and a plurality of radiation-emitting semiconductor devices and method of manufacture
US7898067B2 (en) * 2008-10-31 2011-03-01 Fairchild Semiconductor Corporaton Pre-molded, clip-bonded multi-die semiconductor package
US8049312B2 (en) * 2009-01-12 2011-11-01 Texas Instruments Incorporated Semiconductor device package and method of assembly thereof
JP5343574B2 (en) 2009-01-20 2013-11-13 トヨタ自動車株式会社 Brazing method of heat sink
US8222078B2 (en) 2009-07-22 2012-07-17 Alpha And Omega Semiconductor Incorporated Chip scale surface mounted semiconductor device package and process of manufacture
US8213180B2 (en) * 2010-01-21 2012-07-03 Broadcom Corporation Electromagnetic interference shield with integrated heat sink
US8362606B2 (en) 2010-07-29 2013-01-29 Alpha & Omega Semiconductor, Inc. Wafer level chip scale package
JP5511621B2 (en) * 2010-10-13 2014-06-04 三菱電機株式会社 Semiconductor device
US20120175688A1 (en) * 2011-01-10 2012-07-12 International Rectifier Corporation Semiconductor Package with Reduced On-Resistance and Top Metal Spreading Resistance with Application to Power Transistor Packaging
EP2894954A4 (en) * 2013-12-06 2016-06-15 Marchesi Metal Technology Suzhou Co Ltd Heat dissipation housing structure connected to heat dissipation fin

Citations (72)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3561107A (en) 1964-12-02 1971-02-09 Corning Glass Works Semiconductor process for joining a transistor chip to a printed circuit
US3871014A (en) 1969-08-14 1975-03-11 Ibm Flip chip module with non-uniform solder wettable areas on the substrate
US3972062A (en) 1973-10-04 1976-07-27 Motorola, Inc. Mounting assemblies for a plurality of transistor integrated circuit chips
US4021838A (en) 1974-11-20 1977-05-03 International Business Machines Corporation Semiconductor integrated circuit devices
US4092697A (en) * 1976-12-06 1978-05-30 International Business Machines Corporation Heat transfer mechanism for integrated circuit package
US4392151A (en) 1979-08-29 1983-07-05 Mitsubishi Denki Kabushiki Kaisha Semiconductor device
US4415025A (en) * 1981-08-10 1983-11-15 International Business Machines Corporation Thermal conduction element for semiconductor devices
US4454454A (en) 1983-05-13 1984-06-12 Motorola, Inc. MOSFET "H" Switch circuit for a DC motor
US4604644A (en) 1985-01-28 1986-08-05 International Business Machines Corporation Solder interconnection structure for joining semiconductor devices to substrates that have improved fatigue life, and process for making
US4639760A (en) 1986-01-21 1987-01-27 Motorola, Inc. High power RF transistor assembly
US4646129A (en) 1983-09-06 1987-02-24 General Electric Company Hermetic power chip packages
JPS6273651A (en) * 1985-09-27 1987-04-04 Hitachi Ltd Semiconductor integrated circuit module
JPS6413142A (en) 1987-07-06 1989-01-18 Fuji Photo Film Co Ltd Photopolymerizable composition
US4914551A (en) * 1988-07-13 1990-04-03 International Business Machines Corporation Electronic package with heat spreader member
US5057909A (en) * 1990-01-29 1991-10-15 International Business Machines Corporation Electronic device and heat sink assembly
US5075759A (en) 1989-07-21 1991-12-24 Motorola, Inc. Surface mounting semiconductor device and method
US5182632A (en) 1989-11-22 1993-01-26 Tactical Fabs, Inc. High density multichip package with interconnect structure and heatsink
US5184211A (en) * 1988-03-01 1993-02-02 Digital Equipment Corporation Apparatus for packaging and cooling integrated circuit chips
JPH0541471A (en) * 1991-08-07 1993-02-19 Hitachi Ltd Semiconductor integrated circuit device
JPH05129516A (en) 1991-11-01 1993-05-25 Hitachi Ltd Semiconductor device
US5217922A (en) 1991-01-31 1993-06-08 Hitachi, Ltd. Method for forming a silicide layer and barrier layer on a semiconductor device rear surface
US5311402A (en) 1992-02-14 1994-05-10 Nec Corporation Semiconductor device package having locating mechanism for properly positioning semiconductor device within package
US5313366A (en) 1992-08-12 1994-05-17 International Business Machines Corporation Direct chip attach module (DCAM)
US5367435A (en) 1993-11-16 1994-11-22 International Business Machines Corporation Electronic package structure and method of making same
US5368094A (en) * 1993-11-02 1994-11-29 Hung; Chin-Ping Bipartite heat sink positioning device for computer chips
US5371404A (en) 1993-02-04 1994-12-06 Motorola, Inc. Thermally conductive integrated circuit package with radio frequency shielding
US5381039A (en) 1993-02-01 1995-01-10 Motorola, Inc. Hermetic semiconductor device having jumper leads
US5394490A (en) 1992-08-11 1995-02-28 Hitachi, Ltd. Semiconductor device having an optical waveguide interposed in the space between electrode members
US5397921A (en) 1993-09-03 1995-03-14 Advanced Semiconductor Assembly Technology Tab grid array
US5404273A (en) * 1993-03-23 1995-04-04 Shinko Electric Industries Co., Ltd. Semiconductor-device package and semiconductor device
JPH07202064A (en) 1993-12-28 1995-08-04 Toshiba Corp Semiconductor device
US5448114A (en) 1992-07-15 1995-09-05 Kabushiki Kaisha Toshiba Semiconductor flipchip packaging having a perimeter wall
US5447886A (en) 1993-02-18 1995-09-05 Sharp Kabushiki Kaisha Method for mounting semiconductor chip on circuit board
US5455456A (en) 1993-09-15 1995-10-03 Lsi Logic Corporation Integrated circuit package lid
US5454160A (en) 1993-12-03 1995-10-03 Ncr Corporation Apparatus and method for stacking integrated circuit devices
US5477087A (en) 1992-03-03 1995-12-19 Matsushita Electric Industrial Co., Ltd. Bump electrode for connecting electronic components
US5510758A (en) 1993-04-07 1996-04-23 Matsushita Electric Industrial Co., Ltd. Multilayer microstrip wiring board with a semiconductor device mounted thereon via bumps
US5512786A (en) 1994-08-10 1996-04-30 Kyocera Corporation Package for housing semiconductor elements
US5532512A (en) 1994-10-03 1996-07-02 General Electric Company Direct stacked and flip chip power semiconductor device structures
US5554887A (en) 1993-06-01 1996-09-10 Mitsubishi Denki Kabushiki Kaisha Plastic molded semiconductor package
US5578869A (en) 1994-03-29 1996-11-26 Olin Corporation Components for housing an integrated circuit device
US5654590A (en) 1993-12-27 1997-08-05 Fujitsu Limited Multichip-module having an HDI and a temporary supporting substrate
US5703405A (en) 1993-03-15 1997-12-30 Motorola, Inc. Integrated circuit chip formed from processing two opposing surfaces of a wafer
US5710459A (en) * 1995-05-12 1998-01-20 Industrial Technology Research Institute Integrated circuit package provided with multiple heat-conducting paths for enhancing heat dissipation and wrapping around cap for improving integrity and reliability
US5726501A (en) 1994-11-22 1998-03-10 Sharp Kabushiki Kaisha Semiconductor device having a solder drawing layer
US5726489A (en) 1994-09-30 1998-03-10 Nec Corporation Film carrier semiconductor device
US5726502A (en) 1996-04-26 1998-03-10 Motorola, Inc. Bumped semiconductor device with alignment features and method for making the same
US5729440A (en) 1995-05-25 1998-03-17 International Business Machines Corporation Solder hierarchy for chip attachment to substrates
US5734201A (en) 1993-11-09 1998-03-31 Motorola, Inc. Low profile semiconductor device with like-sized chip and mounting substrate
US5739585A (en) 1995-11-27 1998-04-14 Micron Technology, Inc. Single piece package for semiconductor die
US5814894A (en) 1995-04-07 1998-09-29 Nitto Denko Corporation Semiconductor device, production method thereof, and tape carrier for semiconductor device used for producing the semiconductor device
US5841183A (en) 1992-06-23 1998-11-24 Mitsubishi Denki Kabushiki Kaisha Chip resistor having insulating body with a continuous resistance layer and semiconductor device
JPH1154673A (en) 1997-07-31 1999-02-26 Nec Kansai Ltd Semiconductor device
JPH11195680A (en) 1998-01-06 1999-07-21 Nec Corp Semiconductor device connection structure and method
WO1999065077A1 (en) 1998-06-09 1999-12-16 Fairchild Semiconductor Corporation Low resistance package for semiconductor devices
EP0966038A2 (en) 1998-06-15 1999-12-22 Ford Motor Company Bonding of semiconductor power devices
EP0978871A2 (en) 1998-08-05 2000-02-09 Harris Corporation A low power packaging design
US6051888A (en) 1997-04-07 2000-04-18 Texas Instruments Incorporated Semiconductor package and method for increased thermal dissipation of flip-chip semiconductor package
US6071757A (en) * 1996-01-24 2000-06-06 Micron Technology, Inc. Condensed memory matrix
US6093961A (en) * 1999-02-24 2000-07-25 Chip Coolers, Inc. Heat sink assembly manufactured of thermally conductive polymer material with insert molded metal attachment
JP2000243887A (en) 1999-02-23 2000-09-08 Sanyo Electric Co Ltd Semiconductor device and its manufacture
US6133634A (en) * 1998-08-05 2000-10-17 Fairchild Semiconductor Corporation High performance flip chip package
US6212074B1 (en) * 2000-01-31 2001-04-03 Sun Microsystems, Inc. Apparatus for dissipating heat from a circuit board having a multilevel surface
US6219243B1 (en) * 1999-12-14 2001-04-17 Intel Corporation Heat spreader structures for enhanced heat removal from both sides of chip-on-flex packaged units
US6262489B1 (en) 1999-11-08 2001-07-17 Delphi Technologies, Inc. Flip chip with backside electrical contact and assembly and method therefor
US6303974B1 (en) 1997-12-08 2001-10-16 Westcode Semiconductors Limited Semiconductor chips encapsulated within a preformed sub-assembly
US20010048116A1 (en) 2000-04-04 2001-12-06 International Rectifier Corp. Chip scale surface mounted device and process of manufacture
US6391687B1 (en) 2000-10-31 2002-05-21 Fairchild Semiconductor Corporation Column ball grid array package
US6550531B1 (en) * 2000-05-16 2003-04-22 Intel Corporation Vapor chamber active heat sink
US20030113954A1 (en) * 2000-12-07 2003-06-19 Glenn Thomas P. Method of making a semiconductor package having exposed metal strap
US6720647B2 (en) 2000-06-05 2004-04-13 Nec Electronics Corporation Semiconductor device and method of manufacturing the same
US6744124B1 (en) 1999-12-10 2004-06-01 Siliconix Incorporated Semiconductor die package including cup-shaped leadframe

Patent Citations (72)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3561107A (en) 1964-12-02 1971-02-09 Corning Glass Works Semiconductor process for joining a transistor chip to a printed circuit
US3871014A (en) 1969-08-14 1975-03-11 Ibm Flip chip module with non-uniform solder wettable areas on the substrate
US3972062A (en) 1973-10-04 1976-07-27 Motorola, Inc. Mounting assemblies for a plurality of transistor integrated circuit chips
US4021838A (en) 1974-11-20 1977-05-03 International Business Machines Corporation Semiconductor integrated circuit devices
US4092697A (en) * 1976-12-06 1978-05-30 International Business Machines Corporation Heat transfer mechanism for integrated circuit package
US4392151A (en) 1979-08-29 1983-07-05 Mitsubishi Denki Kabushiki Kaisha Semiconductor device
US4415025A (en) * 1981-08-10 1983-11-15 International Business Machines Corporation Thermal conduction element for semiconductor devices
US4454454A (en) 1983-05-13 1984-06-12 Motorola, Inc. MOSFET "H" Switch circuit for a DC motor
US4646129A (en) 1983-09-06 1987-02-24 General Electric Company Hermetic power chip packages
US4604644A (en) 1985-01-28 1986-08-05 International Business Machines Corporation Solder interconnection structure for joining semiconductor devices to substrates that have improved fatigue life, and process for making
JPS6273651A (en) * 1985-09-27 1987-04-04 Hitachi Ltd Semiconductor integrated circuit module
US4639760A (en) 1986-01-21 1987-01-27 Motorola, Inc. High power RF transistor assembly
JPS6413142A (en) 1987-07-06 1989-01-18 Fuji Photo Film Co Ltd Photopolymerizable composition
US5184211A (en) * 1988-03-01 1993-02-02 Digital Equipment Corporation Apparatus for packaging and cooling integrated circuit chips
US4914551A (en) * 1988-07-13 1990-04-03 International Business Machines Corporation Electronic package with heat spreader member
US5075759A (en) 1989-07-21 1991-12-24 Motorola, Inc. Surface mounting semiconductor device and method
US5182632A (en) 1989-11-22 1993-01-26 Tactical Fabs, Inc. High density multichip package with interconnect structure and heatsink
US5057909A (en) * 1990-01-29 1991-10-15 International Business Machines Corporation Electronic device and heat sink assembly
US5217922A (en) 1991-01-31 1993-06-08 Hitachi, Ltd. Method for forming a silicide layer and barrier layer on a semiconductor device rear surface
JPH0541471A (en) * 1991-08-07 1993-02-19 Hitachi Ltd Semiconductor integrated circuit device
JPH05129516A (en) 1991-11-01 1993-05-25 Hitachi Ltd Semiconductor device
US5311402A (en) 1992-02-14 1994-05-10 Nec Corporation Semiconductor device package having locating mechanism for properly positioning semiconductor device within package
US5477087A (en) 1992-03-03 1995-12-19 Matsushita Electric Industrial Co., Ltd. Bump electrode for connecting electronic components
US5841183A (en) 1992-06-23 1998-11-24 Mitsubishi Denki Kabushiki Kaisha Chip resistor having insulating body with a continuous resistance layer and semiconductor device
US5448114A (en) 1992-07-15 1995-09-05 Kabushiki Kaisha Toshiba Semiconductor flipchip packaging having a perimeter wall
US5394490A (en) 1992-08-11 1995-02-28 Hitachi, Ltd. Semiconductor device having an optical waveguide interposed in the space between electrode members
US5313366A (en) 1992-08-12 1994-05-17 International Business Machines Corporation Direct chip attach module (DCAM)
US5381039A (en) 1993-02-01 1995-01-10 Motorola, Inc. Hermetic semiconductor device having jumper leads
US5371404A (en) 1993-02-04 1994-12-06 Motorola, Inc. Thermally conductive integrated circuit package with radio frequency shielding
US5447886A (en) 1993-02-18 1995-09-05 Sharp Kabushiki Kaisha Method for mounting semiconductor chip on circuit board
US5703405A (en) 1993-03-15 1997-12-30 Motorola, Inc. Integrated circuit chip formed from processing two opposing surfaces of a wafer
US5404273A (en) * 1993-03-23 1995-04-04 Shinko Electric Industries Co., Ltd. Semiconductor-device package and semiconductor device
US5510758A (en) 1993-04-07 1996-04-23 Matsushita Electric Industrial Co., Ltd. Multilayer microstrip wiring board with a semiconductor device mounted thereon via bumps
US5554887A (en) 1993-06-01 1996-09-10 Mitsubishi Denki Kabushiki Kaisha Plastic molded semiconductor package
US5397921A (en) 1993-09-03 1995-03-14 Advanced Semiconductor Assembly Technology Tab grid array
US5455456A (en) 1993-09-15 1995-10-03 Lsi Logic Corporation Integrated circuit package lid
US5368094A (en) * 1993-11-02 1994-11-29 Hung; Chin-Ping Bipartite heat sink positioning device for computer chips
US5734201A (en) 1993-11-09 1998-03-31 Motorola, Inc. Low profile semiconductor device with like-sized chip and mounting substrate
US5367435A (en) 1993-11-16 1994-11-22 International Business Machines Corporation Electronic package structure and method of making same
US5454160A (en) 1993-12-03 1995-10-03 Ncr Corporation Apparatus and method for stacking integrated circuit devices
US5654590A (en) 1993-12-27 1997-08-05 Fujitsu Limited Multichip-module having an HDI and a temporary supporting substrate
JPH07202064A (en) 1993-12-28 1995-08-04 Toshiba Corp Semiconductor device
US5578869A (en) 1994-03-29 1996-11-26 Olin Corporation Components for housing an integrated circuit device
US5512786A (en) 1994-08-10 1996-04-30 Kyocera Corporation Package for housing semiconductor elements
US5726489A (en) 1994-09-30 1998-03-10 Nec Corporation Film carrier semiconductor device
US5532512A (en) 1994-10-03 1996-07-02 General Electric Company Direct stacked and flip chip power semiconductor device structures
US5726501A (en) 1994-11-22 1998-03-10 Sharp Kabushiki Kaisha Semiconductor device having a solder drawing layer
US5814894A (en) 1995-04-07 1998-09-29 Nitto Denko Corporation Semiconductor device, production method thereof, and tape carrier for semiconductor device used for producing the semiconductor device
US5710459A (en) * 1995-05-12 1998-01-20 Industrial Technology Research Institute Integrated circuit package provided with multiple heat-conducting paths for enhancing heat dissipation and wrapping around cap for improving integrity and reliability
US5729440A (en) 1995-05-25 1998-03-17 International Business Machines Corporation Solder hierarchy for chip attachment to substrates
US5739585A (en) 1995-11-27 1998-04-14 Micron Technology, Inc. Single piece package for semiconductor die
US6071757A (en) * 1996-01-24 2000-06-06 Micron Technology, Inc. Condensed memory matrix
US5726502A (en) 1996-04-26 1998-03-10 Motorola, Inc. Bumped semiconductor device with alignment features and method for making the same
US6051888A (en) 1997-04-07 2000-04-18 Texas Instruments Incorporated Semiconductor package and method for increased thermal dissipation of flip-chip semiconductor package
JPH1154673A (en) 1997-07-31 1999-02-26 Nec Kansai Ltd Semiconductor device
US6303974B1 (en) 1997-12-08 2001-10-16 Westcode Semiconductors Limited Semiconductor chips encapsulated within a preformed sub-assembly
JPH11195680A (en) 1998-01-06 1999-07-21 Nec Corp Semiconductor device connection structure and method
WO1999065077A1 (en) 1998-06-09 1999-12-16 Fairchild Semiconductor Corporation Low resistance package for semiconductor devices
EP0966038A2 (en) 1998-06-15 1999-12-22 Ford Motor Company Bonding of semiconductor power devices
US6133634A (en) * 1998-08-05 2000-10-17 Fairchild Semiconductor Corporation High performance flip chip package
EP0978871A2 (en) 1998-08-05 2000-02-09 Harris Corporation A low power packaging design
JP2000243887A (en) 1999-02-23 2000-09-08 Sanyo Electric Co Ltd Semiconductor device and its manufacture
US6093961A (en) * 1999-02-24 2000-07-25 Chip Coolers, Inc. Heat sink assembly manufactured of thermally conductive polymer material with insert molded metal attachment
US6262489B1 (en) 1999-11-08 2001-07-17 Delphi Technologies, Inc. Flip chip with backside electrical contact and assembly and method therefor
US6744124B1 (en) 1999-12-10 2004-06-01 Siliconix Incorporated Semiconductor die package including cup-shaped leadframe
US6219243B1 (en) * 1999-12-14 2001-04-17 Intel Corporation Heat spreader structures for enhanced heat removal from both sides of chip-on-flex packaged units
US6212074B1 (en) * 2000-01-31 2001-04-03 Sun Microsystems, Inc. Apparatus for dissipating heat from a circuit board having a multilevel surface
US20010048116A1 (en) 2000-04-04 2001-12-06 International Rectifier Corp. Chip scale surface mounted device and process of manufacture
US6550531B1 (en) * 2000-05-16 2003-04-22 Intel Corporation Vapor chamber active heat sink
US6720647B2 (en) 2000-06-05 2004-04-13 Nec Electronics Corporation Semiconductor device and method of manufacturing the same
US6391687B1 (en) 2000-10-31 2002-05-21 Fairchild Semiconductor Corporation Column ball grid array package
US20030113954A1 (en) * 2000-12-07 2003-06-19 Glenn Thomas P. Method of making a semiconductor package having exposed metal strap

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
International Search Report dated Jan. 13, 2003. *
MOSFET BGA Design Guide 2004, Fairchild Semiconductor.
Supplementary European Search Report dated Sep. 28, 2007 in European Patent Application No. 01922828.7.

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120168932A1 (en) * 2007-07-12 2012-07-05 Vishay General Semiconductor Llc Semiconductor assembly that includes a power semiconductor die located on a cell defined by first and second patterned polymer layers
US8796840B2 (en) * 2007-07-12 2014-08-05 Vishay General Semiconductor Llc Semiconductor assembly that includes a power semiconductor die located on a cell defined by first and second patterned polymer layers
US8536697B2 (en) * 2011-11-30 2013-09-17 Freescale Semiconductor, Inc. Packaged die for heat dissipation and method therefor
US9536800B2 (en) 2013-12-07 2017-01-03 Fairchild Semiconductor Corporation Packaged semiconductor devices and methods of manufacturing

Also Published As

Publication number Publication date
CN1311548C (en) 2007-04-18
US6784540B2 (en) 2004-08-31
JP2005506691A (en) 2005-03-03
JP4195380B2 (en) 2008-12-10
US20030067071A1 (en) 2003-04-10
TW574749B (en) 2004-02-01
WO2003032388A1 (en) 2003-04-17
CN1568541A (en) 2005-01-19

Similar Documents

Publication Publication Date Title
US6933594B2 (en) Leadless plastic chip carrier with etch back pad singulation
EP0962975B1 (en) Power MOSFET package with directly connected leads
US8058107B2 (en) Semiconductor die package using leadframe and clip and method of manufacturing
US6995460B1 (en) Leadless plastic chip carrier with etch back pad singulation
KR100852766B1 (en) Package for high power density device
US8354740B2 (en) Top-side cooled semiconductor package with stacked interconnection plates and method
US7800208B2 (en) Device with a plurality of semiconductor chips
US8102037B2 (en) Leadframe for semiconductor package
US6395582B1 (en) Methods for forming ground vias in semiconductor packages
US6562647B2 (en) Chip scale surface mount package for semiconductor device and process of fabricating the same
US6943434B2 (en) Method for maintaining solder thickness in flipchip attach packaging processes
US9165866B2 (en) Stacked dual chip package having leveling projections
US6812554B2 (en) Semiconductor device and a method of manufacturing the same
US6841414B1 (en) Saw and etch singulation method for a chip package
KR101037997B1 (en) A semiconductor die package, a substrate for semiconductor die pachage, and a forming method thereof, and a manufacturing method and a processing method of a lead fram structure
US7723846B2 (en) Power semiconductor module and method of manufacturing the same
US7285855B2 (en) Packaged device and method of forming same
CN100490140C (en) Double gauge lead frame
US6133634A (en) High performance flip chip package
EP1085561A1 (en) Chip scale surface mount package for semiconductor device and process of fabricating the same
US20030146511A1 (en) Ball grid array package with multiple interposers
US6373131B1 (en) TBGA semiconductor package
US5808359A (en) Semiconductor device having a heat sink with bumpers for protecting outer leads
JP3170182B2 (en) Resin-sealed semiconductor device and a manufacturing method thereof
CN100380636C (en) Thermal enhanced package for block mold assembly and its manufacturing method

Legal Events

Date Code Title Description
FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12

AS Assignment

Owner name: INFINEON TECHNOLOGIES AMERICAS CORP., CALIFORNIA

Free format text: CHANGE OF NAME;ASSIGNOR:INTERNATIONAL RECTIFIER CORPORATION;REEL/FRAME:046612/0968

Effective date: 20151001