US5559660A - Inrush current limiter - Google Patents

Inrush current limiter Download PDF

Info

Publication number
US5559660A
US5559660A US08/215,895 US21589594A US5559660A US 5559660 A US5559660 A US 5559660A US 21589594 A US21589594 A US 21589594A US 5559660 A US5559660 A US 5559660A
Authority
US
United States
Prior art keywords
terminal
circuit
coupled
transistor
output terminal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US08/215,895
Other languages
English (en)
Inventor
Donald R. Watson
Christopher A. Heyden
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
EMC Corp
Original Assignee
EMC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by EMC Corp filed Critical EMC Corp
Priority to US08/215,895 priority Critical patent/US5559660A/en
Assigned to EMC CORPORATION reassignment EMC CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: WATSON, DONALD R.
Assigned to EMC CORPORATION reassignment EMC CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: HEYDEN, CHRISTOPHER A.
Application granted granted Critical
Publication of US5559660A publication Critical patent/US5559660A/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02H—EMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS
    • H02H9/00—Emergency protective circuit arrangements for limiting excess current or voltage without disconnection
    • H02H9/001—Emergency protective circuit arrangements for limiting excess current or voltage without disconnection limiting speed of change of electric quantities, e.g. soft switching on or off
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S323/00—Electricity: power supply or regulation systems
    • Y10S323/908—Inrush current limiters

Definitions

  • This invention relates to current limiting circuits and more particularly to current limiting circuits for hot-pluggable devices.
  • the replacement circuit board or circuit component is inserted into a so-called “live” or “hot” system.
  • One problem with removing and installing circuit boards and circuit components into such systems is the occurrence of a large current spike which results from the removal or installation of the circuit board or circuit component. Such current spikes often cause the system voltage to drop to an unacceptable level.
  • the system power supply initially views the impedance as a short circuit impedance. This results in the above-mentioned current spike with the resultant drop of the supply voltage due to the inability of the power supply to source the necessary current. As electrical charge collects due to the capacitive impedance, the current decreases until a steady state current is reached and the power supply voltage returns to its nominal level. Such voltage drops, however, may affect other circuit components and devices within the system since they may be below the minimum voltage levels required by the devices. Thus, it would be desirable to provide a circuit which prevents high currents from flowing into any device or printed circuit board when such a device or printed circuit board is installed into a powered-up system.
  • a current limiting circuit includes a first signal path coupled between a source and a load. Disposed in the first signal path is a first circuit element having a resistance characteristic which decreases in response to increasing temperature and having a first terminal coupled to a voltage source and a second terminal coupled to a load through a first switching device. A control terminal of the switching device is coupled to a first output terminal of a driver circuit and an input terminal of the driver circuit is coupled to the voltage source.
  • the current limiting circuit further includes a second signal path coupled between the source and load wherein the second signal path is coupled in parallel with at least a portion of the first signal path.
  • a current limiting circuit which may be disposed on a printed circuit board to be installed into a powered up system is provided.
  • the driver circuit When power is applied to the printed circuit board, the driver circuit begins charging an internal charge pump.
  • the driver circuit provides an output voltage to the first switching device.
  • the switching device When the switching device is provided as a first switching transistor, the driver circuit output voltage biases the first switching transistor into its conducting state.
  • the first transistor When the first transistor is biased into its conducting state, a voltage coupled to the input terminal of the current limiting circuit is provided to the load through the first circuit element which may be provided as a thermistor for example.
  • the thermistor initially presents resistance to the voltage which prevents a large amount of current from passing instantaneously therethrough. Thus, the current through the thermistor is initially limited. However, as current passes through and heats the thermistor, the internal resistance of the thermistor decreases.
  • the driver circuit also provides a voltage to the time delay circuit. The time delay circuit provides a time delay before the voltage fed to the control terminals of the pair of switching devices biases the devices such that the devices provide low impedance current paths.
  • the second signal path initially has a high impedance characteristic relative to the first signal path. After a predetermined amount of time however, the switching devices are biased to provide the second signal path having a relatively low resistance characteristic between the voltage source and the load.
  • a method of preventing current inrush includes the steps of applying a first increasing DC voltage to a load through a negative temperature coefficient device having first and second electrical connections and, after a preselected period of time, bypassing the negative temperature coefficient device via a bypass circuit and coupling the increasing voltage to the load through the bypass circuit.
  • the transistor is activatable by applying a control voltage to the transistor gate.
  • the transistor has first and second operating modes.
  • the transistor In the first operating mode, the transistor has a resistance characteristic between drain and source terminals which decreases between a first applied gate-to-source voltage and a second applied higher gate-to-source voltage such that during a predetermined time period the transistor limits inrush current between the source and the load. In the second operating mode the transistor has a substantially constant resistance characteristic.
  • an inrush current limiter circuit employing a single signal path is provided.
  • Prior art approaches provide two separate signal paths, i.e. one being a low impedance path and one being a relatively high impedance signal path.
  • the inrush current limiter circuit of the present invention includes only a single signal path having a transistor disposed therein.
  • the transistor is selected such that it provides a high impedance signal path in the off state and a low impedance signal path in the on state (e.g. when the FET operates in its fully enhanced mode).
  • the operating region between the "off" and “on” state of the transistor provides a current limiting characteristic.
  • the single transistor provides both the low impedance signal path and the high impedance signal path heretofore provided by a pair of separate signal paths in conventional inrush current limiter circuits.
  • the inrush current limiter of the present invention thereby eliminates the need for a second signal path employing a thermistor, relay or the like.
  • the transistor preferably has an "ON" resistance R ON which gradually decreases as a function of transistor gate-to-source voltage V GS between a first gate-to-source voltage V GS1 and a second gate-to-source voltage V GS2 .
  • the transistor is preferably selected to have a relatively low "ON" resistance when biased into saturation.
  • a plurality of commonly controlled transistors may be disposed in parallel to reduce the equivalent drain to source resistance R DS and/or increase the current capacity of the signal path between the input and output ports of the inrush current limiter circuit.
  • the inrush current limiter circuit of the present invention thus requires fewer components, is more reliable and may be produced at a cost lower than prior inrush current limiter circuits.
  • FIG. 1 is a block diagram of a system using the inrush current limiter of the present invention
  • FIG. 2 is a schematic diagram of a first embodiment of an inrush current limiter circuit which may be used in the system of FIG. 1;
  • FIG. 2A is a schematic diagram of a time delay circuit which may be used in the inrush current limiter circuit of FIG. 1;
  • FIG. 3 is a schematic diagram of a second embodiment of an inrush current limiter circuit which may be used in the system of FIG. 1;
  • FIG. 4 is a schematic diagram of a second embodiment of an inrush current limiter circuit which may be used in the system of FIG. 1;
  • FIG. 5 is a plot of resistance characteristics of a MOSFET which may be used in the circuit of FIG. 4;
  • FIG. 6 is a plot of drain current verses drain-to-source voltage as a function of gate-to-source voltage of a MOSFET which may be used in the circuit of FIG. 4.
  • a system 10 includes a power supply 12 having a pair of output terminals coupled to a pair of input terminals 14a, 14b of a current limiter circuit 14.
  • the current limiter circuit 14 couples the power supply 12 to a load 16 which may be provided, for example, as a disk drive.
  • a current limiter circuit 14 having a pair of input terminals 14a, 14b and a pair of output terminals 14c, 14d includes a first zener diode 20 having a first terminal coupled to the input terminal 14a and a second terminal coupled to ground.
  • An input terminal 22a of power conditioning circuit 22 is also coupled to the input terminal 14a.
  • An output terminal 22b of the power conditioning circuit 22 is coupled to a source terminal 24a of a metal oxide semiconductor field effect transistor (MOSFET) 24 through a filter circuit 30.
  • a drain terminal 24b of the transistor 24 is coupled to the output terminal 14c of the current limiting circuit 14.
  • MOSFET metal oxide semiconductor field effect transistor
  • a second zener diode 26 is coupled to the input terminal 14b and a second power conditioning circuit 28 is likewise coupled to the input terminal 14a.
  • the power conditioning circuits 22 and 28 each have input voltages fed thereto from the respective input terminals 14a and 14b and provide at their respective output terminals 22b, 28b a regulated and filtered direct current (DC) voltage.
  • the filter circuit 30 is coupled to the output ports of each of the power conditioning circuits to further filter the voltage provided at the output terminals of the power conditioning circuits 22, 28.
  • the filter circuit 30 here includes a plurality of capacitors C1-C8 coupled between a signal path and ground as is generally known. Other filtering circuits and techniques may also be employed.
  • a voltage dropping resistor 32 is coupled between a gate terminal 24C of the transistor 24 and an output terminal 34b of a driver circuit 34.
  • a pair of input terminals 34a, 34b of the driver circuit 34 are coupled to corresponding ones of the pair of input terminals 14a and 14b.
  • a resistor 36 is coupled between the input terminal 14a and the driver circuit input terminal 34a.
  • the output terminal 28b of the power conditioning circuit 28 is coupled via the filter 30 to the first terminal of a first circuit element 40 having a resistance characteristic which decreases in response to increasing temperature. That is, the circuit element 40 is provided having a negative temperature coefficient resistance characteristic.
  • the circuit element 40 may be provided as a thermistor for example.
  • a second terminal of the circuit element 40 is coupled to a source terminal 42a of an optional transistor 42.
  • a drain terminal 42 of the transistor 42 is coupled to the output terminal 14d of the current limiter circuit 14.
  • a gate terminal 42c of the transistor 42 is coupled to a second output terminal 34e of the driver circuit 34.
  • a bypass circuit 43 has a first terminal 43a coupled to the output terminal 28b of the power conditioning circuit 28 and a second terminal 43b coupled to the inrush current limiter output terminal 14d.
  • the bypass circuit 43 provides a second signal path, parallel to the first signal path, between the power conditioning circuit 28 and the output terminal 14d.
  • the bypass circuit 43 here includes third and fourth transistors 44, 46 each having a source terminal 44a, 46a coupled to the bypass circuit input terminal 43a.
  • the drain terminals 44b, 44b of the transistors 44 and 46 are coupled to the bypass circuit output terminal 43b.
  • the gate terminals 44c, 46c of the transistors 44 and 46 are coupled to each other and to a control terminal 43c of the bypass circuit 43.
  • a time delay circuit 48 is coupled between the driver circuit 34 and the bypass circuit 43 with a first terminal 48a of the time delay circuit 48 coupled to a driver circuit output terminal 34c and a second time delay circuit terminal 48b coupled to the bypass circuit control terminal 43c. It should be noted that the time delay circuit may be provided as an analog or digital time delay circuit suitably selected to provide a predetermined time delay.
  • the time delay circuit 48 here includes a first resistor 50 having a first terminal coupled to the first terminal 48a of the time delay circuit 48 and a second terminal coupled to the output terminal of the time delay circuit 48b and a first terminal of a capacitor 52. A second terminal of the capacitor 52 is coupled to ground.
  • the transistors 44 and 46 have a resistor-capacitor pair coupled to the respective gate terminals 44c, 46c.
  • the driver circuit 34 when power is applied to the input terminal 14b of the current limiting circuit 14, the driver circuit 34 begins charging an internal charge pump.
  • the driver circuit 34 provides an output voltage on the terminals 34c-34e. When the output voltage on each of the output terminals 34d, 34e reaches a predetermined level, the transistors 24 and 42 are biased into their conducting states.
  • transistor 24 When transistor 24 is biased into its conducting state, the transistor 24 provides a low impedance signal path between the power conditioning output terminal 28b and the output terminal 14c. Thus, the power applied to the terminal 14a is provided at the output terminal 14c.
  • the circuit 40 having a first impedance level, for example 15 ohms, allows a first predetermined amount of current to flow between the terminals 40a and 40b. As current flows through the circuit 40 and causes heating to occur within the circuit 40, the internal resistance of the circuit 40 decreases. After a predetermined amount of time, the resistance of the circuit 40 may decrease due to the heating to approximately 1.5 ohms for example. Thus, the first resistance of the circuit 40 initially prevents a large amount of current from passing instantaneously therethrough and limits the current. Thereafter, as the temperature of the circuit 40 increases and the resistance decreases, the amount of current which may pass through the circuit 40 increases.
  • the time delay circuit 48 coupled to the gate terminals 44c, 46c of the transistors 44 and 46 prevents the transistors from being immediately biased into their conducting states.
  • the transistors 44, 46 thus initially provide a high impedance signal path between the terminals 43a and 43b.
  • the time delay circuit 48 provides the time necessary for the circuit 40 to initially limit the current flow between the terminals 14b and 14d. After this predetermined amount of time, the voltage level at the terminal 14d reaches homeostasis. For example, if the voltage were being provided to a disk drive, this voltage may typically be about 8 volts.
  • the transistors 44 and 46 are biased in their low impedance states and the power supply 12 (FIG. 1) coupled to the terminal 14b is coupled to the output terminal 14d via a low resistance path provided by the parallel connected transistors 44 and 46.
  • This resistance for example, may be on the order of 20 ⁇ 10 -3 ohms.
  • the transistors 44, 46 are preferably selected having substantially the same electrical characteristics. Thus, when the voltage level is provided to the gate terminals 44c, 46c the transistors 44, 46 are biased into their conducting states at substantially the same time. Furthermore by providing the transistors 44, 46 having the same electrical characteristics, each transistor 44, 46 provides a circuit path having a resistance value such that the current will split evenly between the two circuit paths provided by transistors 44, 46. Furthermore, the transistors 44, 46 are preferably selected having a low forward bias resistance to thus provide a low impedance signal path and minimize the amount of current which may flow along a circuit path provided by the circuit 40.
  • the transistors 42, 44, 46 may be bipolar junction transistors (BJT) have emitter, base and collector terminals.
  • BJT bipolar junction transistors
  • the terminals 42a-46a may correspond to emitter terminals of the BJTs
  • terminals 42b-46b may correspond to collector terminals of the BJT
  • terminals 42c-46c may correspond to base terminals of the BJT.
  • a current limiter circuit 14' having a pair of input terminals 14a', 14b' and a pair of output terminals 14c', 14d' includes a power conditioning circuit 22' having an input terminal 22a' coupled to the input terminal 14a'.
  • An output terminal 22b' of the power conditioning circuit 22' is coupled to an input terminal 23a' of a first a current limiting circuit 23'.
  • the operation of the of the current limiting circuit 23' will be described further below. Suffice it here to say that the circuit 23' couples voltage fed thereto at input terminal 23a' to the output terminal 14c'.
  • a second power conditioning circuit 28' is coupled to the input terminal 14a'.
  • the power conditioning circuits 22' and 28' operate in the same manner as circuits 22 and 28 described in conjunction with FIG. 1 above to provide regulated and filtered direct current (DC) voltage at the output terminals 22b', 28b'.
  • DC direct current
  • a filter circuit 30' is coupled to the output ports 22b', 28b' of each of the power conditioning circuits 22', 28' to further filter the voltage provided at the output terminals of the power conditioning circuits 22', 28'.
  • the output terminal 28b' of the power conditioning circuit 28' is coupled via the filter 30' to a first terminal 23a' of a second current limiting circuit 23'.
  • Each of the current limiting circuits 23' includes a current limiting circuit element 40' having a first terminal 40a' coupled to an input terminal 23a' of the circuit 23' and having a second terminal 40b' coupled to an input terminal 42a' of an optional switching device 42'.
  • the circuit element 40' may be provided as an inductor having a predetermined inductance selected to limit current of a signal provided thereto.
  • the circuit element may be provided as a resistor having a predetermined resistance selected to limit the current of a signal provided thereto.
  • the circuit element 40' may also be provided having a resistance characteristic which decreases in response to increasing temperature. That is, the circuit element 40' may be provided having a negative temperature coefficient resistance characteristic.
  • the circuit element 40' may be provided as a thermistor for example.
  • a second terminal 42b' of the switching device 42' is coupled to the output terminal 14d' of the current limiter circuit 14'.
  • a control terminal 42c' of the switching device 42' is coupled to a second input terminal 23b' of the current limiting circuit 23' and is subsequently coupled to an output terminal of a driver circuit 34'.
  • the circuit element 40' and the switching device 42' provide a first signal path between the output terminal 28b' of the power conditioning circuit 28' and the inrush current limiter output terminal 14d'.
  • a bypass circuit 43' has a first terminal 43a' coupled to the output terminal 28b' of the power conditioning circuit 28' and a second terminal 43b' coupled to the inrush current limiter output terminal 14d'.
  • the bypass circuit 43' provides a second signal path, parallel to the first signal path, between the power conditioning circuit 28' and the output terminal 14d'.
  • the bypass circuit 43' here includes third and fourth switching devices 44', 46' each having a first terminal 44a', 46a' coupled to the bypass circuit input terminal 43a'.
  • a second terminal 44b', 46b' of the switching devices 44', 46' are coupled to bypass the circuit output terminal 43b'.
  • a control terminal 44c', 46c' of each of the switching devices 44', 46' are coupled to each other and to a control terminal 43c of the bypass circuit 43'.
  • An cathode 47a' of a current limiting diode 47' is coupled to the terminals 44a', 46a' of the switching devices 44', 46' and an anode 47b' of the diode 47' is coupled to the terminals 44b', 46b'.
  • a time delay circuit 48' is coupled between the driver circuit 34' and the bypass circuit 43' with a first terminal 48a' of the time delay circuit 48' coupled to a driver circuit output terminal 34c and a second time delay circuit terminal 48b' coupled to the bypass circuit control terminal 43c.
  • the time delay circuit 48' may be provided as an analog or digital time delay circuit selected to provide a suitable time delay.
  • Each of the switching devices 42', 44' and 46' may be provided as any circuit element including but not limited to field effect transistors, bipolar junction transistors, diodes, a mechanical relay or any other circuit element capable of providing a signal path having a selectively high impedance characteristic or a selectively low impedance characteristic.
  • an inrush current limiter circuit 60 having an input port 60a, an output port 60b and a bias terminal 60c includes a driver circuit 62 having an input port 62a and an output port 62b.
  • Driver circuit 62 includes a charge pump and may be provided as the type manufactured by Maxim Corporation and identified as part number Max 620 or Max 621. Those of ordinary skill in the art will recognize of course that any driver circuit having suitable electrical characteristics may be used.
  • a decoupling capacitor 65 is coupled to a power pin 62e of driver circuit 62 while capacitors 66, 68 and 70 are used by the charge pump of driver circuit 62 to increase the voltage at output port 62b to a predetermined voltage having a value approximately 11.5 volts above the V BIAS voltage.
  • input port 62a of driver circuit 62 comprises input port 60a of inrush current limiter circuit 60.
  • Output port 62b of the driver circuit 62 is coupled to a first terminal of a resistor 72.
  • a second terminal of resistor 72 is coupled to a first terminal of a capacitor 74 at a node 73.
  • a second terminal of capacitor 74 is coupled to a first reference potential which in the present embodiment corresponds to ground.
  • Time delay circuit 75 has an input port 75a and an output port 75b.
  • Time delay circuit 75 here also includes an optional diode 76 having an anode coupled to node 73 and a cathode coupled to the first electrode of resistor 72 through an optional resistor 78.
  • a field effect transistor (FET) 80 which may, for example, be provided as a MOSFET of the type manufactured by International Rectifier and identified as part number IRFZ44 has a gate 80a coupled to time delay circuit 75 at node 73.
  • the resistance value of resistor 72 and the capacitance value of capacitor 74 determine the charge time on gate 80c of FET 80.
  • diode 76 is selected such that capacitor 74 discharges as quickly as possible as limited by the resistance value of resistor 78 which is selected such that capacitor 74 discharges as rapidly as possible without exceeding the sink current specification of driver circuit 62.
  • a residual voltage on gate 80a is typically between 0 and 700 millivolts to assure that FET 80 is biased into its high impedance state.
  • a drain 80b of FET 80 is coupled to bias terminal 60c of inrush limiter circuit 60.
  • a voltage source V D (not shown) is coupled to terminal 60c.
  • the source 80c of FET 80 is coupled to output port 60b of inrush current limiter circuit 60.
  • a load 16 is coupled to output port 60b.
  • driver circuit 62 provides a voltage to gate 80a which assures a V GS voltage which guarantees saturation of FET 80.
  • the present inrush current limiter circuit 60 thus includes only a single signal path having transistor 80 disposed therein.
  • Transistor 80 is selected such that it provides a high impedance signal path in the off state and a low impedance signal path in the on state (e.g. when the FET operates in its fully enhanced mode).
  • the region between the "off" and “on” state of transistor 80 here provides a current limiting characteristic. That is, transistor 80 provides both the low impedance path and the high impedance signal path of inrush current limiter circuit 60 heretofore provided by a pair of signal paths in conventional circuits.
  • inrush current limiter circuit 60 of the present invention eliminates the need for a second signal path having a thermistor, relay or the like disposed therein.
  • FET 80 preferably has an "ON" resistance R ON characteristic which varies as a function of gate-to-source voltage V GS between a first gate-to-source voltage V GS and a second gate-to-source voltage V GS2 which assures a useful operating region when FET 80 is employed as an inrush current limiter.
  • FET 80 is preferably selected having a relatively low "ON" resistance when biased into its saturation state and, although not required, a pair of such FETs may be commonly actuated and disposed in parallel to reduce the resistance of the signal path between the input and output ports 60a, 60b of the inrush current limiter circuit 60.
  • FET 80 is presently depicted as a MOSFET, those of ordinary skill in the art will recognize that any transistor having similar electrical characteristics may also be used.
  • driver circuit 62 should be selected having electrical characteristics compatible with the transistor 80.
  • MOSFETs are used as switching devices which provide a quick turn on time. That is, FET devices can rapidly switch between a low impedance state and a high impedance state upon the application and removal of a control voltage applied to the gate of the MOSFET for example. Thus, the time period between the time when the MOSFET switches between the low and high impedance states is considered undesirable.
  • the resistive characteristics of FET 80 during the time period between the time when FET 80 switches between its high and low impedance states limits any inrush current in a manner similar to the manner in which a thermistor in a parallel circuit path may be used.
  • the inrush current limiter circuit 60 provides the inrush current limiting function while also eliminating the need for a thermistor or any independent signal path parallel to the signal path provided by FET 80.
  • the present inrush current limiter circuit 60 thus requires fewer circuit components which consequently results in a higher reliability, lower cost circuit.
  • FIG. 5 a plot of the "ON" resistance R ON as a function of gate-to-source voltage V GS for a MOSFET manufactured by International Rectifier and identified as part number IRFZ44 is shown.
  • the plot shows the FET has an "ON" resistance R ON which decreases as a function of applied gate-to-source voltage V GS as depicted in FIG. 5 with gate-to-source voltage level V GS1 corresponding to about 3.05 volts (V) and a second gate-to-source voltage level V GS2 corresponding to about 3.55 V.
  • the MOSFET thus has a first operating region with a resistance characteristic which decreases between first and second applied gate voltages V GS1 and V GS2 to permit the smooth application of current to the load 16 over a preselected time interval determined by the RC time constant specified by resistor 72 and capacitor 74.
  • the MOSFET also has a second operating region i.e. the saturation region, with a relatively low on resistance R ON .
  • FET 80 may thus be disposed in a single signal path and used to both limit inrush current and to provide a low loss signal path.
  • FIG. 6 a plot of drain current as a function of drain source voltage for the FET described above in conjunction with FIG. 5 is shown for gate-to-source voltages V GS voltages between 3.05 V and 3.55 V. As can be seen in FIG. 6 the current through the drain of the transistor increases as the gate-to-source voltage increases from 3.05 V to 3.55 V.
  • inrush current limiter is illustrative of an improved technique and apparatus for smoothly applying current to a load in a manner which overcomes disadvantages of prior art techniques.
  • Other modifications, embodiments and departures from the present disclosure will be apparent to those of ordinary skill in the art without departing from the inventive concept contained herein. Consequently, the invention is to be viewed as embracing each and every novel feature and novel combination of features present in or possessed by the disclosed current limiter and should be viewed as limited solely by the scope and spirit of the appended claims.

Landscapes

  • Emergency Protection Circuit Devices (AREA)
  • Electronic Switches (AREA)
US08/215,895 1992-12-02 1994-03-22 Inrush current limiter Expired - Lifetime US5559660A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US08/215,895 US5559660A (en) 1992-12-02 1994-03-22 Inrush current limiter

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US98435192A 1992-12-02 1992-12-02
US08/215,895 US5559660A (en) 1992-12-02 1994-03-22 Inrush current limiter

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US98435192A Continuation-In-Part 1992-12-02 1992-12-02

Publications (1)

Publication Number Publication Date
US5559660A true US5559660A (en) 1996-09-24

Family

ID=25530480

Family Applications (2)

Application Number Title Priority Date Filing Date
US08/215,895 Expired - Lifetime US5559660A (en) 1992-12-02 1994-03-22 Inrush current limiter
US08/410,404 Expired - Lifetime US5519264A (en) 1992-12-02 1995-03-27 Inrush current limiter

Family Applications After (1)

Application Number Title Priority Date Filing Date
US08/410,404 Expired - Lifetime US5519264A (en) 1992-12-02 1995-03-27 Inrush current limiter

Country Status (5)

Country Link
US (2) US5559660A (ja)
EP (1) EP0720783B1 (ja)
JP (1) JP3470809B2 (ja)
DE (1) DE69322415T2 (ja)
WO (1) WO1994013004A1 (ja)

Cited By (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5898844A (en) * 1996-09-13 1999-04-27 International Business Machines Corporation Data processing system including a hot-plug circuit for receiving high-power adaptor cards
US5910690A (en) * 1997-02-11 1999-06-08 Cabletron Systems, Inc. Hotswappable chassis and electronic circuit cards
US6064124A (en) * 1997-09-24 2000-05-16 Brother Kogyo Kabushiki Kaisha Power supplying apparatus for use in an image forming apparatus
US6163712A (en) * 1998-02-04 2000-12-19 Motorola, Inc. Inrush current limiter with output voltage detection for control of input current level and activation of current bypass path
US6335654B1 (en) 2000-03-17 2002-01-01 The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration Inrush current control circuit
EP1227704A2 (en) * 2001-01-16 2002-07-31 Autonetworks Technologies, Ltd. Method of illuminating incandescent lamp, and circuit for illuminating the same
US20030184266A1 (en) * 2002-03-27 2003-10-02 Takahiro Miyazaki Inrush current suppressing device
US6639773B2 (en) 2000-11-28 2003-10-28 Texas Instruments Incorporated Current limiter
US20040004798A1 (en) * 2002-07-08 2004-01-08 Adc Dsl Systems, Inc. Inrush limiter circuit
US6703889B2 (en) 2002-02-14 2004-03-09 Adc Dsl Systems, Inc. In-rush current protection
US6862201B2 (en) 2000-12-27 2005-03-01 Delta Energy Systems (Switzerland) Ag Method and circuitry for active inrush current limiter and power factor control
US20050231874A1 (en) * 2004-04-15 2005-10-20 Hussein Hakam D Inrush current controller
US20050231986A1 (en) * 2004-04-16 2005-10-20 Dell Products L.P. System and method for adjusting the current limit of a power supply
US20060145673A1 (en) * 2005-01-03 2006-07-06 Fogg John K Method and apparatus for reducing inrush current to a voltage regulating circuit
US20060250738A1 (en) * 2005-05-05 2006-11-09 Seagate Technology Llc Active current limiting circuit
US20070003443A1 (en) * 2005-06-23 2007-01-04 Applera Corporation Thermal-cycling pipette tip
US20080062602A1 (en) * 2005-09-08 2008-03-13 Giovanni Mario Raimondi Driver Circuit
US20090230919A1 (en) * 2008-03-13 2009-09-17 Anthro Corporation Laptop computer storage and battery charging systems and methods
US20100116633A1 (en) * 2007-04-04 2010-05-13 Stahl Schaltgerate Gmbh Circuit arrangement for limiting a voltage
US20100277148A1 (en) * 2007-09-30 2010-11-04 Nxp B.V. Capless low drop-out voltage regulator with fast overvoltage response
US20100283554A1 (en) * 2007-12-28 2010-11-11 Siemens Aktiengesellschaft Circuit configuration for eliminating emc interference
US20120074992A1 (en) * 2009-06-17 2012-03-29 Fujitsu Optical Components Limited Circuit module
CN103262415A (zh) * 2010-12-22 2013-08-21 惠普发展公司，有限责任合伙企业 Mosfet开关栅极驱动器、mosfet开关系统和方法
CN106500449A (zh) * 2015-09-07 2017-03-15 Lg电子株式会社 机械式冰箱
US11013929B2 (en) 2017-02-28 2021-05-25 Medtronic, Inc. Power management for an implantable device

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR0167645B1 (ko) * 1995-12-05 1999-01-15 김광호 전원 공급 장치의 온/오프 제어 장치
DE19739553A1 (de) * 1997-09-09 1999-03-11 Siemens Ag Vorladeschaltung für einen am Ausgang eines netzgeführten Stromrichters angeschlossenen Kondensator
US7019583B2 (en) 2001-01-29 2006-03-28 Axiohm Transaction Solutions, Inc. Current inrush limiting circuit
US8072726B2 (en) * 2004-09-07 2011-12-06 Summer Steven E Radiation-tolerant inrush limiter
WO2006083334A1 (en) * 2005-01-31 2006-08-10 Georgia Tech Research Corporation Active current surge limiters
CA2627313C (en) 2005-10-24 2014-12-16 Georgia Tech Research Corporation Reduction of inrush current due to voltage sags
US7449800B2 (en) * 2006-06-27 2008-11-11 Inventec Corporation Power control system
US7821753B2 (en) * 2007-01-18 2010-10-26 Alcatel-Lucent Usa Inc. DC high power distribution assembly
EP2132850A4 (en) * 2007-04-05 2012-04-11 Georgia Tech Res Inst VOLTAGE BLOCK AND OVERVOLTAGE PROTECTION
US8027142B2 (en) * 2007-10-25 2011-09-27 Honeywell International Inc. Current-protected driver circuit for ignition exciter unit
US8582267B2 (en) * 2010-03-05 2013-11-12 The Charles Stark Draper Laboratory, Inc. System and method to limit in-rush current
US8400862B2 (en) * 2010-10-08 2013-03-19 Analog Devices, Inc. Wake-up control circuit for power-gated IC
WO2012092606A2 (en) 2010-12-30 2012-07-05 Innovolt, Inc. Line cord a ride-through functionality for momentary disturbances
US9270170B2 (en) 2011-04-18 2016-02-23 Innovolt, Inc. Voltage sag corrector using a variable duty cycle boost converter
US8866345B1 (en) * 2011-05-27 2014-10-21 Shawn P. Wright Electrical current managing system
US9036314B2 (en) * 2012-04-27 2015-05-19 Netapp, Inc. Systems and methods providing current protection to an electronic system
CN103076785B (zh) * 2012-12-31 2014-12-24 北京格林伟迪科技有限公司 一种以太网交换机用热插拔控制装置和工业以太网交换机
US10082842B1 (en) 2017-08-10 2018-09-25 Super Micro Computer, Inc. Hot swapping technique for expansion cards

Citations (41)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3656025A (en) * 1971-05-04 1972-04-11 Denes Roveti Current limiter
US3753079A (en) * 1972-03-08 1973-08-14 T Trilling Foldback current limiter
US3909676A (en) * 1974-04-22 1975-09-30 Ite Imperial Corp Self-operating fault current limiter switch
US3927350A (en) * 1974-04-22 1975-12-16 Ite Imperial Corp Self-switched inductive fault current limiter
US3935511A (en) * 1973-12-26 1976-01-27 Texas Instruments Incorporated Current inrush limiter
US4122312A (en) * 1976-04-28 1978-10-24 Cook Electric Company Loop extender
US4176385A (en) * 1978-04-24 1979-11-27 Electric Power Research Institute, Inc. Explosively activated fault current limiter
US4208708A (en) * 1977-03-25 1980-06-17 Compagnie Internationale Pour L'informatique Current limiting arrangement for DC electrical apparatus
US4217503A (en) * 1977-06-30 1980-08-12 Societe Anonyme Dite: La Telephonie Industrielle et Commerciale-Telic Current limiter
US4371859A (en) * 1980-08-22 1983-02-01 Hosiden Electronics Co., Ltd. Coil spring biased current limiter
US4400670A (en) * 1981-04-02 1983-08-23 Sace S.P.A. Costruzioni Elettromeccaniche Electric switch, more particularly a current-limiter
US4418245A (en) * 1981-11-13 1983-11-29 Compagnie Industrielle Des Telecommunications Cit-Alcatel Interference limiting two-port network for 1+1 type transmission systems
US4424478A (en) * 1981-01-07 1984-01-03 Bukhshtaber Eliazar Y Device for exciting master generator of self-contained power units for transportation facilities
US4438474A (en) * 1982-05-12 1984-03-20 Westinghouse Electric Corp. Current limiter and VAR generator utilizing a superconducting coil
US4503365A (en) * 1982-10-08 1985-03-05 General Motors Corporation Power supply system for low cold resistance loads
US4527270A (en) * 1983-05-04 1985-07-02 Allen-Bradley Company Communications network with stations that detect and automatically bypass faults
US4551637A (en) * 1982-04-21 1985-11-05 Ifm Electronic Gmbh Electronic monitoring system with direct-current power supply
US4586011A (en) * 1983-07-27 1986-04-29 Sace S.P.A. Costrusioni Elettromeccaniche Current-limiter electric switch having a telecontrol suitable for a very high number of switching operations
US4600977A (en) * 1983-09-14 1986-07-15 Reinhold Barlian Surveillance signal apparatus
US4714974A (en) * 1985-08-30 1987-12-22 Asea Aktiebolag Current limiter
US4727318A (en) * 1984-10-04 1988-02-23 Sony/Tektronix Corporation Apparatus for measuring characteristics of electronic devices
US4775864A (en) * 1986-08-07 1988-10-04 Standard Microsystems Corporation Local area network with multiple node bus topology
FR2618276A1 (fr) * 1987-07-15 1989-01-20 Crouzet Sa Dispositif de commutation electronique.
US4803485A (en) * 1987-03-23 1989-02-07 Amp Incorporated Lan communication system and medium adapter for use therewith
US4835737A (en) * 1986-07-21 1989-05-30 American Telephone And Telegraph Company, At&T Bell Laboratories Method and apparatus for controlled removal and insertion of circuit modules
US4858054A (en) * 1985-05-07 1989-08-15 Franklin Frederick F Protective circuits and devices for the prevention of fires
US4905230A (en) * 1987-04-24 1990-02-27 Madge Networks Limited Token ring expander and/or hub
US4926466A (en) * 1987-06-24 1990-05-15 Crouzet Permanent connection public telephone appliance
US4940969A (en) * 1989-05-22 1990-07-10 Databook, Inc. Apparatus and method for indicating when it is safe and unsafe to insert a memory cartridge into or remove a memory cartridge from a memory cartridge receiving device
US4943691A (en) * 1988-06-10 1990-07-24 Merlin Gerin Low-voltage limiting circuit breaker with leaktight extinguishing chamber
US4956836A (en) * 1988-03-28 1990-09-11 Par Microsystems Corp. Automatic bypass system for ring type local area network
US4999787A (en) * 1988-07-15 1991-03-12 Bull Hn Information Systems Inc. Hot extraction and insertion of logic boards in an on-line communication system
US5000531A (en) * 1989-05-22 1991-03-19 Harris Corporation Passive bypass for fiber optic ring network
US5021914A (en) * 1988-07-13 1991-06-04 Kabushiki Kaisha Toshiba Superconducting switch and current limiter using such a switch
US5122724A (en) * 1991-07-12 1992-06-16 The Boeing Company Inrush current limiter
US5155648A (en) * 1990-02-28 1992-10-13 Alcatel Cit Device for protecting a direct current electrical power supply from disturbances caused by connecting to it or disconnecting from it an electronic system
US5157771A (en) * 1988-06-08 1992-10-20 Bull Hn Information Systems Inc. Apparatus for hot removal from/insertion to a connection bus of a non removable media magnetic recording unit
US5187653A (en) * 1990-09-04 1993-02-16 International Business Machines Corporation Current limiting device
US5210855A (en) * 1989-06-09 1993-05-11 International Business Machines Corporation System for computer peripheral bus for allowing hot extraction on insertion without disrupting adjacent devices
US5221888A (en) * 1990-10-08 1993-06-22 U.S. Philips Corporation Current limited temperature responsive circuit
US5283707A (en) * 1992-11-27 1994-02-01 Northern Telecom Limited Inrush current limiting circuit

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3748534A (en) * 1972-07-11 1973-07-24 Stromberg Carlson Corp Filter-control circuit

Patent Citations (42)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3656025A (en) * 1971-05-04 1972-04-11 Denes Roveti Current limiter
US3753079A (en) * 1972-03-08 1973-08-14 T Trilling Foldback current limiter
US3935511A (en) * 1973-12-26 1976-01-27 Texas Instruments Incorporated Current inrush limiter
US3909676A (en) * 1974-04-22 1975-09-30 Ite Imperial Corp Self-operating fault current limiter switch
US3927350A (en) * 1974-04-22 1975-12-16 Ite Imperial Corp Self-switched inductive fault current limiter
US4122312A (en) * 1976-04-28 1978-10-24 Cook Electric Company Loop extender
US4208708A (en) * 1977-03-25 1980-06-17 Compagnie Internationale Pour L'informatique Current limiting arrangement for DC electrical apparatus
US4217503A (en) * 1977-06-30 1980-08-12 Societe Anonyme Dite: La Telephonie Industrielle et Commerciale-Telic Current limiter
US4176385A (en) * 1978-04-24 1979-11-27 Electric Power Research Institute, Inc. Explosively activated fault current limiter
US4371859A (en) * 1980-08-22 1983-02-01 Hosiden Electronics Co., Ltd. Coil spring biased current limiter
US4424478A (en) * 1981-01-07 1984-01-03 Bukhshtaber Eliazar Y Device for exciting master generator of self-contained power units for transportation facilities
US4400670A (en) * 1981-04-02 1983-08-23 Sace S.P.A. Costruzioni Elettromeccaniche Electric switch, more particularly a current-limiter
US4418245A (en) * 1981-11-13 1983-11-29 Compagnie Industrielle Des Telecommunications Cit-Alcatel Interference limiting two-port network for 1+1 type transmission systems
US4551637A (en) * 1982-04-21 1985-11-05 Ifm Electronic Gmbh Electronic monitoring system with direct-current power supply
US4438474A (en) * 1982-05-12 1984-03-20 Westinghouse Electric Corp. Current limiter and VAR generator utilizing a superconducting coil
US4503365A (en) * 1982-10-08 1985-03-05 General Motors Corporation Power supply system for low cold resistance loads
US4527270A (en) * 1983-05-04 1985-07-02 Allen-Bradley Company Communications network with stations that detect and automatically bypass faults
US4586011A (en) * 1983-07-27 1986-04-29 Sace S.P.A. Costrusioni Elettromeccaniche Current-limiter electric switch having a telecontrol suitable for a very high number of switching operations
US4600977A (en) * 1983-09-14 1986-07-15 Reinhold Barlian Surveillance signal apparatus
US4727318A (en) * 1984-10-04 1988-02-23 Sony/Tektronix Corporation Apparatus for measuring characteristics of electronic devices
US4858054A (en) * 1985-05-07 1989-08-15 Franklin Frederick F Protective circuits and devices for the prevention of fires
US4714974A (en) * 1985-08-30 1987-12-22 Asea Aktiebolag Current limiter
US4835737A (en) * 1986-07-21 1989-05-30 American Telephone And Telegraph Company, At&T Bell Laboratories Method and apparatus for controlled removal and insertion of circuit modules
US4775864A (en) * 1986-08-07 1988-10-04 Standard Microsystems Corporation Local area network with multiple node bus topology
US4803485A (en) * 1987-03-23 1989-02-07 Amp Incorporated Lan communication system and medium adapter for use therewith
US4905230A (en) * 1987-04-24 1990-02-27 Madge Networks Limited Token ring expander and/or hub
US4926466A (en) * 1987-06-24 1990-05-15 Crouzet Permanent connection public telephone appliance
FR2618276A1 (fr) * 1987-07-15 1989-01-20 Crouzet Sa Dispositif de commutation electronique.
GB2208193A (en) * 1987-07-15 1989-03-08 Crouzet Sa Protective electronic switching device
US4956836A (en) * 1988-03-28 1990-09-11 Par Microsystems Corp. Automatic bypass system for ring type local area network
US5157771A (en) * 1988-06-08 1992-10-20 Bull Hn Information Systems Inc. Apparatus for hot removal from/insertion to a connection bus of a non removable media magnetic recording unit
US4943691A (en) * 1988-06-10 1990-07-24 Merlin Gerin Low-voltage limiting circuit breaker with leaktight extinguishing chamber
US5021914A (en) * 1988-07-13 1991-06-04 Kabushiki Kaisha Toshiba Superconducting switch and current limiter using such a switch
US4999787A (en) * 1988-07-15 1991-03-12 Bull Hn Information Systems Inc. Hot extraction and insertion of logic boards in an on-line communication system
US5000531A (en) * 1989-05-22 1991-03-19 Harris Corporation Passive bypass for fiber optic ring network
US4940969A (en) * 1989-05-22 1990-07-10 Databook, Inc. Apparatus and method for indicating when it is safe and unsafe to insert a memory cartridge into or remove a memory cartridge from a memory cartridge receiving device
US5210855A (en) * 1989-06-09 1993-05-11 International Business Machines Corporation System for computer peripheral bus for allowing hot extraction on insertion without disrupting adjacent devices
US5155648A (en) * 1990-02-28 1992-10-13 Alcatel Cit Device for protecting a direct current electrical power supply from disturbances caused by connecting to it or disconnecting from it an electronic system
US5187653A (en) * 1990-09-04 1993-02-16 International Business Machines Corporation Current limiting device
US5221888A (en) * 1990-10-08 1993-06-22 U.S. Philips Corporation Current limited temperature responsive circuit
US5122724A (en) * 1991-07-12 1992-06-16 The Boeing Company Inrush current limiter
US5283707A (en) * 1992-11-27 1994-02-01 Northern Telecom Limited Inrush current limiting circuit

Cited By (41)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5898844A (en) * 1996-09-13 1999-04-27 International Business Machines Corporation Data processing system including a hot-plug circuit for receiving high-power adaptor cards
US5910690A (en) * 1997-02-11 1999-06-08 Cabletron Systems, Inc. Hotswappable chassis and electronic circuit cards
US6008550A (en) * 1997-02-11 1999-12-28 Cabletron Systems, Inc. Hotswappable chassis and electronic circuit cards
US6064124A (en) * 1997-09-24 2000-05-16 Brother Kogyo Kabushiki Kaisha Power supplying apparatus for use in an image forming apparatus
US6163712A (en) * 1998-02-04 2000-12-19 Motorola, Inc. Inrush current limiter with output voltage detection for control of input current level and activation of current bypass path
US6335654B1 (en) 2000-03-17 2002-01-01 The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration Inrush current control circuit
US6639773B2 (en) 2000-11-28 2003-10-28 Texas Instruments Incorporated Current limiter
US6862201B2 (en) 2000-12-27 2005-03-01 Delta Energy Systems (Switzerland) Ag Method and circuitry for active inrush current limiter and power factor control
EP1227704A2 (en) * 2001-01-16 2002-07-31 Autonetworks Technologies, Ltd. Method of illuminating incandescent lamp, and circuit for illuminating the same
EP1227704A3 (en) * 2001-01-16 2005-09-07 Autonetworks Technologies, Ltd. Method of illuminating incandescent lamp, and circuit for illuminating the same
US6703889B2 (en) 2002-02-14 2004-03-09 Adc Dsl Systems, Inc. In-rush current protection
US20030184266A1 (en) * 2002-03-27 2003-10-02 Takahiro Miyazaki Inrush current suppressing device
US6735064B2 (en) * 2002-03-27 2004-05-11 Fujitsu Limited Inrush current suppressing device
US20040004798A1 (en) * 2002-07-08 2004-01-08 Adc Dsl Systems, Inc. Inrush limiter circuit
US6807039B2 (en) 2002-07-08 2004-10-19 Adc Dsl Systems, Inc. Inrush limiter circuit
US20050231874A1 (en) * 2004-04-15 2005-10-20 Hussein Hakam D Inrush current controller
USRE45734E1 (en) * 2004-04-15 2015-10-06 Seagate Technology Llc Inrush current controller
US7414335B2 (en) * 2004-04-15 2008-08-19 Seagate Technology Inrush current controller
US7224154B2 (en) * 2004-04-16 2007-05-29 Dell Products L.P. System and method for adjusting the current limit of a power supply
US20050231986A1 (en) * 2004-04-16 2005-10-20 Dell Products L.P. System and method for adjusting the current limit of a power supply
US20060145673A1 (en) * 2005-01-03 2006-07-06 Fogg John K Method and apparatus for reducing inrush current to a voltage regulating circuit
US7609499B2 (en) 2005-05-05 2009-10-27 Seagate Technology Llc Active current limiting circuit
US20060250738A1 (en) * 2005-05-05 2006-11-09 Seagate Technology Llc Active current limiting circuit
US20070003443A1 (en) * 2005-06-23 2007-01-04 Applera Corporation Thermal-cycling pipette tip
US20080062602A1 (en) * 2005-09-08 2008-03-13 Giovanni Mario Raimondi Driver Circuit
US7499252B2 (en) * 2005-09-08 2009-03-03 Goodrich Control Systems Limited Driver circuit
US20100116633A1 (en) * 2007-04-04 2010-05-13 Stahl Schaltgerate Gmbh Circuit arrangement for limiting a voltage
US8649145B2 (en) * 2007-04-04 2014-02-11 R. Stahl Schaltgerate Gmbh Circuit arrangement for limiting a voltage
US8648578B2 (en) * 2007-09-30 2014-02-11 Nxp, B.V. Capless low drop-out voltage regulator having discharge circuit compensating for on-chip output capacitance and response time
US20100277148A1 (en) * 2007-09-30 2010-11-04 Nxp B.V. Capless low drop-out voltage regulator with fast overvoltage response
US20100283554A1 (en) * 2007-12-28 2010-11-11 Siemens Aktiengesellschaft Circuit configuration for eliminating emc interference
US9083315B2 (en) * 2007-12-28 2015-07-14 Siemens Aktiengesellschaft Circuit configuration for eliminating EMC interference
US20090230919A1 (en) * 2008-03-13 2009-09-17 Anthro Corporation Laptop computer storage and battery charging systems and methods
US8125194B2 (en) * 2008-03-13 2012-02-28 Anthro Corporation Laptop computer storage and battery charging systems and methods including transient current inrush limiter
US8416004B2 (en) * 2009-06-17 2013-04-09 Fujitsu Optical Components Limited Circuit module for limiting occurrence of inrush current
US20120074992A1 (en) * 2009-06-17 2012-03-29 Fujitsu Optical Components Limited Circuit module
US20130278300A1 (en) * 2010-12-22 2013-10-24 Reynaldo P. Domingo Mosfet switch gate drive, mosfet switch system and method
CN103262415A (zh) * 2010-12-22 2013-08-21 惠普发展公司，有限责任合伙企业 Mosfet开关栅极驱动器、mosfet开关系统和方法
CN106500449A (zh) * 2015-09-07 2017-03-15 Lg电子株式会社 机械式冰箱
US11013929B2 (en) 2017-02-28 2021-05-25 Medtronic, Inc. Power management for an implantable device
US11628306B2 (en) 2017-02-28 2023-04-18 Medtronic, Inc. Power management for an implantable device

Also Published As

Publication number Publication date
EP0720783B1 (en) 1998-12-02
EP0720783A1 (en) 1996-07-10
US5519264A (en) 1996-05-21
JP3470809B2 (ja) 2003-11-25
WO1994013004A1 (en) 1994-06-09
DE69322415T2 (de) 1999-05-20
JPH08504079A (ja) 1996-04-30
EP0720783A4 (en) 1996-02-13
DE69322415D1 (de) 1999-01-14

Similar Documents

Publication Publication Date Title
US5559660A (en) Inrush current limiter
US4494064A (en) Direct current inrush limiting circuit
US5079455A (en) Surge current-limiting circuit for a large-capacitance load
US6949961B2 (en) Power switch structure with low RDSon and low current limit
JP3306344B2 (ja) 電圧制御及び電流制限を行うソフト・スタート・スイッチ
US5087871A (en) Power supply with inrush current limiter
US7339772B2 (en) Hot-swap protection circuit
US5758102A (en) Soft switching circuit for use on backplane
JP3234307B2 (ja) マイクロコンピュータ用低電圧禁止回路
EP0602699A2 (en) Current limited power semiconductor device
US5596465A (en) Overcurrent protection circuit for a dc-to-dc converter
JPH0126250B2 (ja)
WO1986005926A1 (en) Method and circuit for providing adjustable control of short circuit current through a semiconductor device
US20040004798A1 (en) Inrush limiter circuit
JP2001216033A (ja) 電源供給制御装置および電源供給制御方法
US6465999B2 (en) Current-limited switch with fast transient response
WO2000021176A1 (en) Method and arrangement for limiting starting current in a power supply
JPH0956058A (ja) 突入電流防止機能を有する回路装置
JP2003133926A (ja) 突入電流抑止回路
US6650521B2 (en) Voltage division method for protection against load dump conditions
DE4030123C2 (ja)
JP4363777B2 (ja) 電源回路
EP0571689B1 (en) Apparatus for electrical powering of removable units
JP3579124B2 (ja) 突入電流防止回路
RU1818672C (ru) Устройство дл управлени мощным транспортом с защитой от короткого замыкани

Legal Events

Date Code Title Description
AS Assignment

Owner name: EMC CORPORATION, MASSACHUSETTS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HEYDEN, CHRISTOPHER A.;REEL/FRAME:006992/0714

Effective date: 19940312

Owner name: EMC CORPORATION, MASSACHUSETTS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:WATSON, DONALD R.;REEL/FRAME:006992/0709

Effective date: 19940321

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCF Information on status: patent grant

Free format text: PATENTED CASE

CC Certificate of correction
FPAY Fee payment

Year of fee payment: 4

FEPP Fee payment procedure

Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12

REMI Maintenance fee reminder mailed