US5405801A - Method for manufacturing a capacitor of a semiconductor device - Google Patents

Method for manufacturing a capacitor of a semiconductor device Download PDF

Info

Publication number
US5405801A
US5405801A US08/025,421 US2542193A US5405801A US 5405801 A US5405801 A US 5405801A US 2542193 A US2542193 A US 2542193A US 5405801 A US5405801 A US 5405801A
Authority
US
United States
Prior art keywords
polycrystalline layer
layer
capacitor
rugged
semiconductor device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US08/025,421
Inventor
Ki-man Han
Chang-gyu Hwang
Dug-Dong Kang
Young-jae Choi
Joo-young Yoon
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Assigned to SAMSUNG ELECTRONICS CO1, LTD. reassignment SAMSUNG ELECTRONICS CO1, LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHOI, YOUNG-JAE, HAN, KI-MAN, HWANG, CHANG-GYU, KANG, DUG-DONG, YOON, JOO-YOUNG
Application granted granted Critical
Publication of US5405801A publication Critical patent/US5405801A/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/01—Manufacture or treatment
    • H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
    • H10B12/03—Making the capacitor or connections thereto
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321—After treatment
    • H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
    • H01L21/32133—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
    • H01L21/32134—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by liquid etching only
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321—After treatment
    • H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
    • H01L21/32139—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer using masks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321—After treatment
    • H01L21/3215—Doping the layers
    • H01L21/32155—Doping polycristalline - or amorphous silicon layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
    • H01L28/40—Capacitors
    • H01L28/60—Electrodes
    • H01L28/82—Electrodes with an enlarged surface, e.g. formed by texturisation
    • H01L28/84—Electrodes with an enlarged surface, e.g. formed by texturisation being a rough surface, e.g. using hemispherical grains
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
    • H01L28/40—Capacitors
    • H01L28/60—Electrodes
    • H01L28/82—Electrodes with an enlarged surface, e.g. formed by texturisation
    • H01L28/86—Electrodes with an enlarged surface, e.g. formed by texturisation having horizontal extensions
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
    • H01L28/40—Capacitors
    • H01L28/60—Electrodes
    • H01L28/82—Electrodes with an enlarged surface, e.g. formed by texturisation
    • H01L28/90—Electrodes with an enlarged surface, e.g. formed by texturisation having vertical extensions
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66083—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by variation of the electric current supplied or the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. two-terminal devices
    • H01L29/66181—Conductor-insulator-semiconductor capacitors, e.g. trench capacitors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/01—Manufacture or treatment
    • H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
    • H10B12/03—Making the capacitor or connections thereto
    • H10B12/033—Making the capacitor or connections thereto the capacitor extending over the transistor
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
    • H10B12/31—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/016—Catalyst
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/138—Roughened surface

Definitions

  • the present invention relates to a method for manufacturing a capacitor of a semiconductor device, and more particularly to a method for manufacturing a capacitor of a semiconductor device utilizing the microscopic structure of a polycrystalline silicon.
  • a stacked capacitor cell which uses a silicon nitride layer as a dielectric film and a polycrystalline silicon layer as an electrode has been widely adopted in DRAM cells.
  • DRAM cells have been widely adopted in DRAM cells.
  • methods for enlarging the effective area of a capacitor are sought, such as changing the structure of the stacked capacitor.
  • Other methods change the capacitor material, such as using a tantalum oxide layer having a high dielectric constant in place of silicon nitride as the dielectric film.
  • the polycrystalline silicon layer utilized as a storage electrode of the capacitor is formed so that its surface is rugged. This ruggedness can be attained by etching the surface of the polycrystalline silicon layer, or by controlling the growing conditions of the polycrystalline silicon layer. Controlling the growing conditions is usually preferred, because it can be implemented using relatively simple processing techniques.
  • FIGS. 1-5 illustrate conventional methods for controlling the growing conditions of a polycrystalline silicon layer to create a rugged surface thereof.
  • FIGS. 1 and 2 are photographs which illustrate the method for manufacturing a capacitor of a semiconductor device by the Yoshimura method. More particularly, FIG. 1 shows the variation in surface morphology (degree of ruggedness) of a polycrystalline silicon layer according to its deposition temperature for a given deposition thickness (0.1 ⁇ m). Also, FIG. 2 shows the variation in surface morphology (degree of ruggedness) of a polycrystalline silicon layer according to its deposition thickness for a given deposition temperature (570° C.).
  • Yoshimura et al. From the teaching of Yoshimura et al., it is noted that the degree to which the surface is rugged varies depending upon the deposition temperature (refer to FIG. 1) and deposition thickness (refer to FIG. 2). That is, Yoshimura et al. teach that the surface is most markedly rugged when the polycrystalline silicon layer is deposited to a thickness of 0.1 ⁇ m at a temperature of about 570° C. Given a constant capacitor size and structure, the effective cell capacitor area obtained from the use of the rugged polycrystalline silicon layer introduced in the above paper is approximately 2.5 times that obtained by way of a polycrystalline silicon layer having a comparatively smooth surface.
  • FIGS. 3 through 5 are sectional views showing another conventional method for manufacturing the capacitor of a semiconductor device suggested by M. Sakao et al. ("A Capacitor-Over-Bit-line (COB) Cell with a Hemispherical-Grain Storage Node for 64 Mb DRAMs" by M. Sakao et al., IEDM 1990, pp. 655-658).
  • COB Capacitor-Over-Bit-line
  • a polycrystalline silicon layer 30 having hemispherical grains is deposited on the surface of the structure (FIG. 4).
  • Anisotropic etching is carried out on the surface of the resultant structure, so that the shape of the hemispherical-grain is transferred to the central storage electrode 20, completing storage electrodes 20a and 30a having rugged surfaces (FIG. 5).
  • Polycrystalline silicon layer 30 which is deposited on the resultant structure having the central storage electrode thereon is obtained when 20% He-diluted silane (SiH 4 ) is deposited on the semiconductor substrate, in a specific condition of 1.0 tort and at 550° C. This is similar to the method of the paper cited with reference to FIGS. 1 and 2 in that the surface of the polycrystalline silicon layer is also made rugged by controlling the growing conditions of the polycrystalline silicon layer.
  • FIGS. 6 through 8 are views for illustrating still another conventional method for manufacturing a semiconductor device suggested by Pierre C. Fazan and Akram Ditali ("Electrical Characterization of Textured Interpoly Capacitors for Advanced Stacked DRAMs" by Pierre C. Fazan and Akram Ditali, IEDM 1990, pp. 663-666).
  • implantation of phosphorus ions takes place (FIG. 6).
  • the phosphorus ions are, for the most part, doped on the boundary portions of the grains constituting the polycrystalline silicon layer. This is because the bonding force between the silicon ions in those portions is weaker than that in other portions.
  • the surface portion of the resultant structure is subjected to a wet oxidization at a temperature of about 907° C.
  • the surface of the polycrystalline silicon layer is made rugged, taking advantage of the weak bonding force in the boundary portions of the grains constituting the polycrystalline silicon layer.
  • the methods for enlarging the effective area by making the surface of the polycrystalline silicon layer rugged greatly contribute to packing density of the DRAMs, since a two to three times larger effective area can be obtained.
  • methods for obtaining the surface ruggedness by controlling the growing conditions of the polycrystalline silicon layer have problems with respect to uniformity and reproducibility.
  • the method for making the surface rugged by directly etching the polycrystalline silicon layer according to Fazan et al. has problems in obtaining sufficient cell capacitance.
  • the surface of a first electrode is first made rugged by etching the polycrystalline layer, using an etchant which can particularly etch the predetermined impurity.
  • the surface of the first electrode is then made more rugged by proceeding with an oxide layer growth and removal process on the surface of the rugged polycrystalline layer. Therefore, adopting the method to manufacturing memory cells with increased packing density is ideal because it is consistently reproducible, and the extremely simple process makes the .increase and adjustment of cell capacitance easy.
  • cell capacitance can be further increased.
  • FIG. 1 illustrates a prior art technology, depicted as a series of SEM photographs, which shows the variation in surface morphology (degree of ruggedness) of a polycrystalline silicon layer for a given deposition thickness (0.1 ⁇ m), according to its deposition temperature.
  • FIG. 2 illustrates a prior art technology, depicted as a series of SEM photographs, which shows the variation in surface morphology (degree of ruggedness) of a polycrystalline silicon layer for a given deposition temperature (570° C.), according to its deposition thickness;
  • FIGS. 3 through 5 are sectional views illustrating a second conventional method for manufacturing a capacitor electrode of a semiconductor device
  • FIGS. 6 through 8 are sectional views illustrating a third conventional method for manufacturing a capacitor electrode of a semiconductor device
  • FIGS. 9 through 11 are sectional views illustrating a first embodiment of a method for manufacturing a capacitor electrode of a semiconductor device, according to the present invention.
  • FIGS. 12 through 15 are sectional views illustrating a second embodiment of a method for manufacturing a capacitor electrode of a semiconductor device., according to the present invention.
  • FIGS. 16 through 19 are sectional views illustrating a third embodiment of a method for manufacturing a capacitor electrode of a semiconductor device, according to the present invention.
  • FIGS. 20 through 22 are sectional views illustrating a fourth embodiment of a method for manufacturing a capacitor electrode of a semiconductor device, according to the present invention.
  • FIGS. 23 through 26 are sectional views illustrating fifth embodiment of a method for manufacturing a capacitor electrode of a semiconductor device, according to the present invention.
  • FIGS. 27 through 30 are sectional views showing various embodiments of the semiconductor device, including a capacitor manufactured by the methods for manufacturing a capacitor electrode of a semiconductor device according to the present invention.
  • FIGS. 9 through 11 are sectional views illustrating a first embodiment of a method for manufacturing a capacitor electrode of a semiconductor device according to the present invention.
  • FIG. 9 shows a step of forming a polycrystalline layer 50 on a semiconductor substrate 10.
  • the polycrystalline layer is formed by depositing a granular material having a microscopic-scale structure on semiconductor substrate 10, using a conventional method, e.g., low-pressure chemical vapor deposition (LPCVD).
  • LPCVD low-pressure chemical vapor deposition
  • the material consists of a plurality of microscopic grains whose crystalline structures are different from one another, wherein the grain size depends on the temperature, time and thickness of the deposition. Adjacent grains have a different crystalline structure from one another.
  • the deposition temperature is typically, but not necessarily, about 500°-700° C.
  • An amorphous silicon, a polycrystalline silicon, or a polycrystalline silicon having hemispherical grains may be utilized as the polycrystalline layer.
  • FIG. 10 illustrates a step of doping an impurity 70 on the surface of the resultant structure.
  • a material such as phosphorous oxychloride (POCl 3 )
  • a doped polycrystalline layer 50a is formed by doping phosphorus ions into polycrystalline layer 50.
  • the phosphorus ions react with the silicon ion much more in the boundary portions of the grains, so that the concentration of the phosphorus ion in the boundary portions becomes higher than in other portions. This is because the bonding force between silicon ions is weak in the boundary portions of the grains, as described with reference to FIG. 6.
  • the grain sizes differ according to the concentration of the impurity.
  • concentration of the impurity is high, the grain size is large, compared with a low concentration. This is because a higher concentration of the impurity requires a longer doping time so that the heat energy supplied during the doping process alters the crystalline structure of the grains. This allows the grains to couple with adjacent grains, which creates larger grains.
  • FIG. 11 shows a step of obtaining a rugged polycrystalline layer 50b by etching the doped polycrystalline layer 50a.
  • a phosphoric acid a wet etching or a dry etching
  • the portions where the concentration of the phosphorus ion is high, are more deeply etched than other portions. This results in the rugged polycrystalline layer 50b. This is because the phosphoric acid etches a material having phosphor more than a material without phosphor.
  • rugged polycrystalline layer 50b may be doped with impurity 70 (not illustrated) to improve the capacitance uniformity (Cmin/Cmax) of the rugged polycrystalline layer 50b.
  • unrugged polycrystalline layer 50 is doped with an impurity whose concentration is such that the undoped polycrystalline silicon has an average sheet resistance of about 55 ⁇ / ⁇ .
  • rugged polycrystalline layer 50b is doped with an impurity whose concentration is to allow the polycrystalline silicon without being doped with the impurity to have an average sheet resistivity of about 80 ⁇ / ⁇ .
  • the re-doping of the impurity on the rugged polycrystalline layer can be adapted to the following embodiments to be described, or can be omitted as required.
  • FIGS. 12 through 15 are sectional views illustrating a second embodiment of a method for manufacturing a capacitor electrode of a semiconductor device according to the present invention.
  • FIG. 12 shows a polycrystalline layer 50 formed on a semiconductor substrate 10.
  • a conventional method e.g., LPCVD or the like
  • a granular material having microscopic structure is deposited on the semiconductor substrate 10, thereby forming polycrystalline layer 50.
  • the deposition temperature of the material is typically between 500°-700° C.
  • the material constituting the polycrystalline layer is selected from the group consisting of an amorphous silicon, a polycrystalline silicon, and a polycrystalline silicon having hemispherical grains.
  • a process for doping impurity 70 on the polycrystalline layer is then carried out, which may be performed after forming the polycrystalline layer or simultaneously performed during the deposition of the polycrystalline layer.
  • phosphorus ions are doped on the polycrystalline layer, using a material such as POCl 3 , but the impurity is not limited to phosphorus ions.
  • the phosphorus ions doped on the polycrystalline layer react to the silicon ions much more in the boundary portions of the polycrystalline layer, so the concentration of the phosphorus ions in the boundary portions becomes higher than in other portions therein. This is because the bonding force between silicon ions is weak in the boundary portions of the grains, as described with reference to FIG. 6.
  • the grain sizes differ in correspondence with the concentration of the impurity and the heat energy supplied during doping.
  • the impurity concentration is high, the grain size is larger than with low concentration. This is because a higher impurity concentration requires a longer doping time, so that the heat energy supplied during the doping process alters the crystalline structure of the grains and thus allows adjacent grains to couple; this phenomenon results in greater grain size.
  • thermal treatment may be performed after doping the impurity.
  • FIG. 13 illustrates the effect of etching polycrystalline layer 50.
  • a phosphoric acid via wet etching or dry etching
  • those portions where phosphorus ion concentration is high, i.e., the boundary portions of the grains in the polycrystalline silicon
  • the phosphoric acid etches materials including phosphor more than those without.
  • the impurity doped on the polycrystalline silicon the corresponding etch must be changed.
  • the etching solution of the impurity should effectively etch the material having the impurity.
  • a phosphoric acid which can best etch the material including the phosphorus ion must be used.
  • FIG. 14 illustrates a step of growing an oxide layer 52 on the surface of rugged polycrystalline layer 50b.
  • an oxidizing ambient wet or dry
  • the silicon atoms constituting the polycrystalline layer react with the ambient oxygen atoms.
  • a thin oxide layer 52 forms on the surface of the polycrystalline layer, which makes polycrystalline layer 50b even more rugged.
  • Reference numeral 50c represents the secondarily formed rugged polycrystalline layer made so by such etching and oxidation processes.
  • the oxide layer growth is greater in the boundary portions of the grains, which is because the bonding force between silicon atoms is weak in the grain boundary portions, as mentioned with reference to FIG. 7.
  • FIG. 15 illustrates polycrystalline layer 50c, having eliminated oxide layer 52.
  • oxide layer 52 is exposed to an oxide etching solution (dry or wet), thereby removing oxide layer 52.
  • the steps of growing and removing oxide layer 52 from polycrystalline layer 50b not only removes the sharp portions of the polycrystalline layer 50b, but also, because of the oxide layer formed in the grain boundary portions, forms a more rugged polycrystalline layer than polycrystalline layer 50b shown in FIG. 11. This prevents a leakage current occurring at the sharp portions so that reliability of the memory is enhanced. A cell capacitance larger than that obtainable in FIG. 11 can also be secured.
  • FIGS. 16 through 19 are sectional views illustrating a third embodiment of a method for manufacturing a capacitor electrode of a semiconductor device according to the present invention, which is executed according to a sequence of steps which is slightly different from the second embodiment previously described.
  • the third embodiment will be described with reference to the second embodiment hereinafter.
  • the oxide layer is grown and removed immediately after forming the polycrystalline layer, then phosphoric acid is used. At this time, the surface of the polycrystalline layer is made rugged once during the oxide layer growing and removing steps, and a second time during the etching step using phosphoric acid.
  • FIG. 16 illustrates polycrystalline layer 50 formed on semiconductor substrate 10.
  • a material comprising a plurality of grains with microscopic structure is deposited on the semiconductor substrate, to form polycrystalline .layer 50 using an ordinary method, (e.g., LPCVD, etc.).
  • FIG. 17 illustrates an oxide layer 52 grown on the surface of polycrystalline layer 50.
  • an oxidizing ambient wet or dry
  • the silicon atoms in the polycrystalline layer react to the oxygen atoms, so a thin oxide layer 52 grows on the surface of the polycrystalline layer 50. This, in turn, makes polycrystalline layer 50 rugged to thus obtain rugged polycrystalline layer 50d.
  • FIG. 18 illustrates polycrystalline layer 50d, having removed oxide layer 52.
  • the structure shown in FIG. 17 having oxide layer 52 thereon is exposed to an oxide etching solution (dry or wet), thereby removing oxide layer 52 and leaving rugged polycrystalline layer 50d.
  • FIG. 19 illustrates a step of etching rugged polycrystalline layer 50d.
  • the rugged polycrystalline layer 50d obtained in FIG. 18 is exposed to an etching process (wet or dry etching), using the phosphoric acid, portions of layer 50d where the concentration of the phosphorus ion is high, (i.e., the boundary portions of the grains in the polycrystalline silicon), are more deeply etched than the other portions, which results in an even more rugged polycrystalline layer 50e.
  • FIGS. 20 through 22 are sectional views illustrating a fourth embodiment of a method for manufacturing a capacitor electrode of a semiconductor device according to the present invention, wherein cell capacitance is greater than any of the capacitors obtained by way of the methods of the first, second or third embodiments.
  • FIG. 20 illustrates an etch-mask layer 90 formed on a rugged polycrystalline layer 80, obtained in accordance with the methods of the first to third embodiments, or by any known method.
  • Polycrystalline layer 80 with rugged surface is performed on semiconductor substrate 10, using the method of the first to third embodiments, or a known method. Then, etch-mask layer 90 is formed by depositing a material which has a different etch rate from the material constituting polycrystalline layer 80, (e.g., an oxide), on the surface of the polycrystalline layer, using a chemical vapor deposition or a thermal oxidation. At this time, if rugged polycrystalline layer 80 is formed according to the second embodiment with reference to FIGS. 12 through 15, the steps with reference to FIG. 20 can be executed without removing the oxide layer (reference numeral 52 in FIG. 14).
  • a material which has a different etch rate from the material constituting polycrystalline layer 80 e.g., an oxide
  • the steps with reference to FIG. 20 can be executed without removing the oxide layer (reference numeral 52 in FIG. 14).
  • FIG. 21 illustrates a step of forming an etch-mask 90a, wherein a material constituting the etch-mask layer on the whole surface of the resultant layer 80 is anisotropically etched using the upper surface of the polycrystalline layer as an etching end-point, so that the oxide is left only in grooves of rugged polycrystalline layer 80, forming etch-mask 90a.
  • FIG. 22 illustrates micro-trenches 1 and a micro-pillars 11.
  • polycrystalline layer 80 on which etch-mask 90a is formed, is anisotropically etched using etch-mask 90a so that the polycrystalline layer is etched to a predetermined depth, thereby forming a micro-pillar 11 underneath each etch-mask 90a and a micro-trench 1.
  • the predetermined depth may be as much as, but not more than, the thickness of the polycrystalline layer.
  • the micro-pillars 11 are separated when seen in the sectional view, but if seen from above, micro-pillars 11 are all connected together. (Although not shown in the drawing, micro-trenches 1 may partially expose semiconductor substrate 10 in FIG. 22.) Then, rugged polycrystalline layer 80a is obtained by removing etch-mask 90a.
  • a micro-trench is formed in a polycrystalline layer whose surface has been made rugged any one of the methods of the first, second or third embodiments, thus forming a polycrystalline layer having a surface area capable of obtaining a cell capacitance larger than that of the polycrystalline layer formed by the methods of the first, second, or third embodiments.
  • FIGS. 23 through 26 are sectional views illustrating a fifth embodiment of a method for manufacturing a capacitor electrode of a semiconductor device according to the present invention.
  • FIG. 23 illustrates a step of forming an epitaxial mask layer 91 on the surface of rugged polycrystalline layer 80, formed in accordance with the methods of first to third embodiments, or by a known method, such as seen in FIG. 20 in the fourth embodiment.
  • a polycrystalline layer 80 with rugged surface is formed on semiconductor substrate 10, using any of the methods of the first to third embodiments or a known method, such as forming etch-mask layer 90 disclosed in the fourth embodiment.
  • epitaxial mask layer 91 is formed by coating a material different from the material constituting polycrystalline layer 80, (e.g., an oxide or a spin-on-glass (SOG)), on the surface of the polycrystalline layer 80, using a chemical vapor deposition or a thermal oxidation.
  • SOG spin-on-glass
  • FIG. 24 illustrates an epitaxial mask 91a.
  • anisotropic etching is carried out on the material constituting epitaxial mask layer 91 down to the upper surface of polycrystalline layer 80.
  • epitaxial mask 91a is formed by leaving the oxide only in the grooves of rugged polycrystalline layer 80, and leaving the upper portion of rugged polycrystalline layer 80 consisting of grains exposed, as seen in FIG. 24.
  • FIG. 25 illustrates an epitaxial growth step.
  • a SiH 2 Cl 2 +HCl system as a source and a hydrogen gas as a carrier
  • the surface of the polycrystalline layer 80 not covered by epitaxial mask 91a is epitaxially grown to a predetermined height, forming epitaxial grains 95.
  • the preferred height of the epitaxial grains 95 is 50-500 ⁇ .
  • FIG. 26 illustrates a step of removing epitaxial mask 91a. After the epitaxial growth step described with reference to FIG. 25, epitaxial mask 91a is removed by a conventional method to obtain rugged polycrystalline layer 80 having epitaxial grains 95.
  • a capacitor electrode with large surface area can be obtained as in the fourth embodiment, but by a more simple process as compared with the phosphoric acid treatment.
  • etching damage typically occurring in the fourth embodiment can be decreased.
  • the processes for making the surface of the polycrystalline layer rugged can be carried out on a polycrystalline layer pattern which has been previously formed for a first electrode formation.
  • the cell capacitance can be increased by stacking a silicon nitride layer and a high-temperature oxide layer on the semiconductor substrate before patterning the polycrystalline layer. Then, after forming the first electrode, a step of partially removing the high-temperature oxide layer is added.
  • FIGS. 27 through 30 are sectional views showing the semiconductor devices formed using the methods for manufacturing the capacitor electrode of the semiconductor device according to the present invention.
  • FIG. 27 shows a semiconductor device having the stacked capacitor structure.
  • FIG. 28 shows a semiconductor device having the cylindrical capacitor structure
  • FIG. 29 shows a semiconductor device having the trench capacitor structure.
  • FIG. 30 shows a semiconductor device having the stacked-trench capacitor structure. All of these adopt the method according to the present invention.
  • reference numeral 10 denotes a semiconductor substrate
  • 12 is a selectively grown field oxide layer
  • 23 is a gate electrode
  • 14 is a source region
  • 16 is a drain region
  • 100 is a storage electrode
  • 110 is a dielectric film
  • 120 is a plate electrode
  • 19 is a bit line
  • 18 is a word line
  • 26 is an insulating layer
  • reference symbols C1 and C2 are capacitors.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Chemical & Material Sciences (AREA)
  • Ceramic Engineering (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Semiconductor Memories (AREA)

Abstract

A method for manufacturing first electrode of a capacitor of a semiconductor device is disclosed. After forming a polycrystalline layer composed of grains with microscopic structure to include an impurity in them, the polycrystalline layer is etched to cut the boundary portions of the grains, thereby allowing the surface of the polycrystalline layer to be rugged. The micro-trenches or micro-pillars are formed by using the oxide layer or an anisotropic etching after exposing the surface of the first rugged polycrystalline layer, and epitaxial grains are formed by epitaxial growth, so that cell capacitance can be further increased. The simple process allows the formation of a reliable semiconductor device having regularity and reproducibility, and capable of increasing and adjusting the cell capacitance easily.

Description

BACKGROUND OF THE INVENTION
The present invention relates to a method for manufacturing a capacitor of a semiconductor device, and more particularly to a method for manufacturing a capacitor of a semiconductor device utilizing the microscopic structure of a polycrystalline silicon.
A stacked capacitor cell which uses a silicon nitride layer as a dielectric film and a polycrystalline silicon layer as an electrode has been widely adopted in DRAM cells. However, along with the trend toward high packing density in DRAMs, sufficient cell capacitance is difficult to obtain using such conventional stacked capacitor cells. Thus, methods for enlarging the effective area of a capacitor are sought, such as changing the structure of the stacked capacitor. Other methods change the capacitor material, such as using a tantalum oxide layer having a high dielectric constant in place of silicon nitride as the dielectric film.
In one method for enlarging the capacitor's effective area, the polycrystalline silicon layer utilized as a storage electrode of the capacitor is formed so that its surface is rugged. This ruggedness can be attained by etching the surface of the polycrystalline silicon layer, or by controlling the growing conditions of the polycrystalline silicon layer. Controlling the growing conditions is usually preferred, because it can be implemented using relatively simple processing techniques.
FIGS. 1-5 illustrate conventional methods for controlling the growing conditions of a polycrystalline silicon layer to create a rugged surface thereof.
A method for making the surface of a polycrystalline silicon layer rugged by controlling the growing conditions thereof suggested by Yoshimura et al. will be first explained ("Rugged Surface Poly-Si Electrode and Low Temperature Deposited Si3 N4 for 64 Mbit and beyond STC DRAM Cell" by M. Yoshimura et al., IEDM 1990, pp. 659-662). Here, FIGS. 1 and 2 are photographs which illustrate the method for manufacturing a capacitor of a semiconductor device by the Yoshimura method. More particularly, FIG. 1 shows the variation in surface morphology (degree of ruggedness) of a polycrystalline silicon layer according to its deposition temperature for a given deposition thickness (0.1 μm). Also, FIG. 2 shows the variation in surface morphology (degree of ruggedness) of a polycrystalline silicon layer according to its deposition thickness for a given deposition temperature (570° C.).
From the teaching of Yoshimura et al., it is noted that the degree to which the surface is rugged varies depending upon the deposition temperature (refer to FIG. 1) and deposition thickness (refer to FIG. 2). That is, Yoshimura et al. teach that the surface is most markedly rugged when the polycrystalline silicon layer is deposited to a thickness of 0.1 μm at a temperature of about 570° C. Given a constant capacitor size and structure, the effective cell capacitor area obtained from the use of the rugged polycrystalline silicon layer introduced in the above paper is approximately 2.5 times that obtained by way of a polycrystalline silicon layer having a comparatively smooth surface.
FIGS. 3 through 5 are sectional views showing another conventional method for manufacturing the capacitor of a semiconductor device suggested by M. Sakao et al. ("A Capacitor-Over-Bit-line (COB) Cell with a Hemispherical-Grain Storage Node for 64 Mb DRAMs" by M. Sakao et al., IEDM 1990, pp. 655-658).
After forming a central storage electrode 20 on a semiconductor substrate 10 (FIG. 3), a polycrystalline silicon layer 30 having hemispherical grains is deposited on the surface of the structure (FIG. 4). Anisotropic etching is carried out on the surface of the resultant structure, so that the shape of the hemispherical-grain is transferred to the central storage electrode 20, completing storage electrodes 20a and 30a having rugged surfaces (FIG. 5).
Polycrystalline silicon layer 30 which is deposited on the resultant structure having the central storage electrode thereon is obtained when 20% He-diluted silane (SiH4) is deposited on the semiconductor substrate, in a specific condition of 1.0 tort and at 550° C. This is similar to the method of the paper cited with reference to FIGS. 1 and 2 in that the surface of the polycrystalline silicon layer is also made rugged by controlling the growing conditions of the polycrystalline silicon layer.
FIGS. 6 through 8 are views for illustrating still another conventional method for manufacturing a semiconductor device suggested by Pierre C. Fazan and Akram Ditali ("Electrical Characterization of Textured Interpoly Capacitors for Advanced Stacked DRAMs" by Pierre C. Fazan and Akram Ditali, IEDM 1990, pp. 663-666).
After depositing a polycrystalline silicon layer 50 to a thickness of about 200-300 nm on a semiconductor substrate 10, implantation of phosphorus ions takes place (FIG. 6). At this time, the phosphorus ions are, for the most part, doped on the boundary portions of the grains constituting the polycrystalline silicon layer. This is because the bonding force between the silicon ions in those portions is weaker than that in other portions. Successively, the surface portion of the resultant structure is subjected to a wet oxidization at a temperature of about 907° C. Here, since the water molecules (H2 O) supplied during the wet oxidation react with the silicon atoms constituting the polycrystalline silicon layer in the boundary portions greater than the other portion, a greater than average amount of silicon dioxide (SiO2) 60 is generated thereby forming a rugged polycrystalline silicon layer 50a (FIG. 7). If the resultant structure with the silicon dioxide is wet etched, grooves occur in the portions (i.e., the boundary portions of the grains) with greater silicon dioxide, so that the rugged and uneven polycrystalline silicon layer 50a is obtained (FIG. 8).
According to the above methods, the surface of the polycrystalline silicon layer is made rugged, taking advantage of the weak bonding force in the boundary portions of the grains constituting the polycrystalline silicon layer. Compared with the effective area of an ordinary polycrystalline silicon layer (whose surface is not rugged), the methods for enlarging the effective area by making the surface of the polycrystalline silicon layer rugged greatly contribute to packing density of the DRAMs, since a two to three times larger effective area can be obtained. However, methods for obtaining the surface ruggedness by controlling the growing conditions of the polycrystalline silicon layer (FIGS. 1 & 2 and 3-5) have problems with respect to uniformity and reproducibility. Also, the method for making the surface rugged by directly etching the polycrystalline silicon layer according to Fazan et al. has problems in obtaining sufficient cell capacitance.
SUMMARY OF THE INVENTION
Accordingly, it is an object of the present invention to provide a method for manufacturing a capacitor of a semiconductor device capable of increasing cell capacitance by easily making the surface of a first electrode rugged.
It is another object of the present invention to provide a method for manufacturing an operationally reliable capacitor of a semiconductor device.
According to the method for manufacturing a capacitor of a semiconductor device, after doping a predetermined impurity on a polycrystalline layer consisting of microscopic grains having different crystalline structures from one another, the surface of a first electrode is first made rugged by etching the polycrystalline layer, using an etchant which can particularly etch the predetermined impurity. The surface of the first electrode is then made more rugged by proceeding with an oxide layer growth and removal process on the surface of the rugged polycrystalline layer. Therefore, adopting the method to manufacturing memory cells with increased packing density is ideal because it is consistently reproducible, and the extremely simple process makes the .increase and adjustment of cell capacitance easy.
In addition, by using the oxide layer or an anisotropic etching after exposing the surface of the first rugged polycrystalline layer, and then forming the micro-trenches or micro-pillars, or forming epitaxial grains by epitaxial growth, cell capacitance can be further increased.
BRIEF DESCRIPTION OF THE DRAWINGS
The above objects and other advantages of the present invention will become more apparent by describing in detail a preferred embodiment thereof with reference to the attached drawings in which:
FIG. 1 illustrates a prior art technology, depicted as a series of SEM photographs, which shows the variation in surface morphology (degree of ruggedness) of a polycrystalline silicon layer for a given deposition thickness (0.1 μm), according to its deposition temperature.
FIG. 2 illustrates a prior art technology, depicted as a series of SEM photographs, which shows the variation in surface morphology (degree of ruggedness) of a polycrystalline silicon layer for a given deposition temperature (570° C.), according to its deposition thickness;
FIGS. 3 through 5 are sectional views illustrating a second conventional method for manufacturing a capacitor electrode of a semiconductor device;
FIGS. 6 through 8 are sectional views illustrating a third conventional method for manufacturing a capacitor electrode of a semiconductor device;
FIGS. 9 through 11 are sectional views illustrating a first embodiment of a method for manufacturing a capacitor electrode of a semiconductor device, according to the present invention;
FIGS. 12 through 15 are sectional views illustrating a second embodiment of a method for manufacturing a capacitor electrode of a semiconductor device., according to the present invention;
FIGS. 16 through 19 are sectional views illustrating a third embodiment of a method for manufacturing a capacitor electrode of a semiconductor device, according to the present invention;
FIGS. 20 through 22 are sectional views illustrating a fourth embodiment of a method for manufacturing a capacitor electrode of a semiconductor device, according to the present invention;
FIGS. 23 through 26 are sectional views illustrating fifth embodiment of a method for manufacturing a capacitor electrode of a semiconductor device, according to the present invention; and
FIGS. 27 through 30 are sectional views showing various embodiments of the semiconductor device, including a capacitor manufactured by the methods for manufacturing a capacitor electrode of a semiconductor device according to the present invention.
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
The present invention will be described in detail below with reference to the accompanying drawings.
Embodiment 1
FIGS. 9 through 11 are sectional views illustrating a first embodiment of a method for manufacturing a capacitor electrode of a semiconductor device according to the present invention.
First, FIG. 9 shows a step of forming a polycrystalline layer 50 on a semiconductor substrate 10. Here, the polycrystalline layer is formed by depositing a granular material having a microscopic-scale structure on semiconductor substrate 10, using a conventional method, e.g., low-pressure chemical vapor deposition (LPCVD). At this time, the material consists of a plurality of microscopic grains whose crystalline structures are different from one another, wherein the grain size depends on the temperature, time and thickness of the deposition. Adjacent grains have a different crystalline structure from one another.
In this embodiment, the deposition temperature is typically, but not necessarily, about 500°-700° C. An amorphous silicon, a polycrystalline silicon, or a polycrystalline silicon having hemispherical grains may be utilized as the polycrystalline layer.
FIG. 10 illustrates a step of doping an impurity 70 on the surface of the resultant structure. Using a material such as phosphorous oxychloride (POCl3), a doped polycrystalline layer 50a is formed by doping phosphorus ions into polycrystalline layer 50. Then, as indicated in FIG. 10, the phosphorus ions react with the silicon ion much more in the boundary portions of the grains, so that the concentration of the phosphorus ion in the boundary portions becomes higher than in other portions. This is because the bonding force between silicon ions is weak in the boundary portions of the grains, as described with reference to FIG. 6.
At this time, the grain sizes differ according to the concentration of the impurity. When the concentration of the impurity is high, the grain size is large, compared with a low concentration. This is because a higher concentration of the impurity requires a longer doping time so that the heat energy supplied during the doping process alters the crystalline structure of the grains. This allows the grains to couple with adjacent grains, which creates larger grains.
FIG. 11 shows a step of obtaining a rugged polycrystalline layer 50b by etching the doped polycrystalline layer 50a. When the structure obtained in FIG. 10 is etched by being exposed to a phosphoric acid (a wet etching or a dry etching), the portions where the concentration of the phosphorus ion is high, (i.e., the boundary portions of the grains in the polycrystalline silicon), are more deeply etched than other portions. This results in the rugged polycrystalline layer 50b. This is because the phosphoric acid etches a material having phosphor more than a material without phosphor.
According to another embodiment of the present invention (not shown), rugged polycrystalline layer 50b may be doped with impurity 70 (not illustrated) to improve the capacitance uniformity (Cmin/Cmax) of the rugged polycrystalline layer 50b.
When doping the impurity for activating after forming the polycrystalline layer, a large amount of the impurity is concentrated in the boundary portions of the grains, so that, relatively, the amount of doping in the interior and lower portions of the grains becomes small. If an etching is carried out utilizing this phenomenon, the doping concentration on the rugged surface becomes extremely small. In other words, poor overall doping uniformity reduces the capacitance uniformity, which, in turn, worsens memory characteristics. Thus, capacitance uniformity is enhanced by re-doping the impurity on the rugged surface. At this time, unrugged polycrystalline layer 50 is doped with an impurity whose concentration is such that the undoped polycrystalline silicon has an average sheet resistance of about 55 Ω/□. Also, rugged polycrystalline layer 50b is doped with an impurity whose concentration is to allow the polycrystalline silicon without being doped with the impurity to have an average sheet resistivity of about 80 Ω/□.
The re-doping of the impurity on the rugged polycrystalline layer can be adapted to the following embodiments to be described, or can be omitted as required.
EMBODIMENT 2
FIGS. 12 through 15 are sectional views illustrating a second embodiment of a method for manufacturing a capacitor electrode of a semiconductor device according to the present invention.
First, FIG. 12 shows a polycrystalline layer 50 formed on a semiconductor substrate 10. Using a conventional method, e.g., LPCVD or the like, a granular material having microscopic structure is deposited on the semiconductor substrate 10, thereby forming polycrystalline layer 50. Here, the material consists of a plurality of grains, each having different microscopic structure, wherein the =sizes of the grains depend on the material deposition temperature, time and thickness. Adjacent grains have different crystalline structure from one another.
In the present embodiment, the deposition temperature of the material is typically between 500°-700° C. The material constituting the polycrystalline layer is selected from the group consisting of an amorphous silicon, a polycrystalline silicon, and a polycrystalline silicon having hemispherical grains. A process for doping impurity 70 on the polycrystalline layer is then carried out, which may be performed after forming the polycrystalline layer or simultaneously performed during the deposition of the polycrystalline layer. In the present embodiment, phosphorus ions are doped on the polycrystalline layer, using a material such as POCl3, but the impurity is not limited to phosphorus ions. The phosphorus ions doped on the polycrystalline layer react to the silicon ions much more in the boundary portions of the polycrystalline layer, so the concentration of the phosphorus ions in the boundary portions becomes higher than in other portions therein. This is because the bonding force between silicon ions is weak in the boundary portions of the grains, as described with reference to FIG. 6.
At this time, the grain sizes differ in correspondence with the concentration of the impurity and the heat energy supplied during doping. When the impurity concentration is high, the grain size is larger than with low concentration. This is because a higher impurity concentration requires a longer doping time, so that the heat energy supplied during the doping process alters the crystalline structure of the grains and thus allows adjacent grains to couple; this phenomenon results in greater grain size. In order to adjust the size of the grain, thermal treatment may be performed after doping the impurity.
FIG. 13 illustrates the effect of etching polycrystalline layer 50. When the structure shown in FIG. 12 is etched using a phosphoric acid (via wet etching or dry etching), those portions where phosphorus ion concentration is high, (i.e., the boundary portions of the grains in the polycrystalline silicon), are more deeply etched than the other portions, which results in a rugged polycrystalline layer 50b. This is because the phosphoric acid etches materials including phosphor more than those without. Obviously, if another material is used as the impurity doped on the polycrystalline silicon, the corresponding etch must be changed.
Generally, the etching solution of the impurity should effectively etch the material having the impurity. For instance, if phosphorus ions are employed as the impurity in the embodiment of the present invention, a phosphoric acid which can best etch the material including the phosphorus ion must be used.
FIG. 14 illustrates a step of growing an oxide layer 52 on the surface of rugged polycrystalline layer 50b. When rugged polycrystalline layer 50b is exposed to an oxidizing ambient (wet or dry), the silicon atoms constituting the polycrystalline layer react with the ambient oxygen atoms. As a result, a thin oxide layer 52 forms on the surface of the polycrystalline layer, which makes polycrystalline layer 50b even more rugged. Reference numeral 50c represents the secondarily formed rugged polycrystalline layer made so by such etching and oxidation processes. At this time, the oxide layer growth is greater in the boundary portions of the grains, which is because the bonding force between silicon atoms is weak in the grain boundary portions, as mentioned with reference to FIG. 7.
FIG. 15 illustrates polycrystalline layer 50c, having eliminated oxide layer 52. Here, oxide layer 52 is exposed to an oxide etching solution (dry or wet), thereby removing oxide layer 52.
The steps of growing and removing oxide layer 52 from polycrystalline layer 50b (i.e., the two steps described with reference to FIGS. 14 and 15) not only removes the sharp portions of the polycrystalline layer 50b, but also, because of the oxide layer formed in the grain boundary portions, forms a more rugged polycrystalline layer than polycrystalline layer 50b shown in FIG. 11. This prevents a leakage current occurring at the sharp portions so that reliability of the memory is enhanced. A cell capacitance larger than that obtainable in FIG. 11 can also be secured.
EMBODIMENT 3
FIGS. 16 through 19 are sectional views illustrating a third embodiment of a method for manufacturing a capacitor electrode of a semiconductor device according to the present invention, which is executed according to a sequence of steps which is slightly different from the second embodiment previously described.
The third embodiment will be described with reference to the second embodiment hereinafter. In the second embodiment, after forming the polycrystalline layer, its surface is made rugged using phosphoric acid, and then the oxide growing and removal steps are carried out. Instead, in the third embodiment, the oxide layer is grown and removed immediately after forming the polycrystalline layer, then phosphoric acid is used. At this time, the surface of the polycrystalline layer is made rugged once during the oxide layer growing and removing steps, and a second time during the etching step using phosphoric acid.
FIG. 16 illustrates polycrystalline layer 50 formed on semiconductor substrate 10. As described with reference to FIG. 12, a material comprising a plurality of grains with microscopic structure is deposited on the semiconductor substrate, to form polycrystalline .layer 50 using an ordinary method, (e.g., LPCVD, etc.).
FIG. 17 illustrates an oxide layer 52 grown on the surface of polycrystalline layer 50. When polycrystalline layer 50 is exposed to an oxidizing ambient (wet or dry), the silicon atoms in the polycrystalline layer react to the oxygen atoms, so a thin oxide layer 52 grows on the surface of the polycrystalline layer 50. This, in turn, makes polycrystalline layer 50 rugged to thus obtain rugged polycrystalline layer 50d.
FIG. 18 illustrates polycrystalline layer 50d, having removed oxide layer 52. The structure shown in FIG. 17 having oxide layer 52 thereon is exposed to an oxide etching solution (dry or wet), thereby removing oxide layer 52 and leaving rugged polycrystalline layer 50d.
FIG. 19 illustrates a step of etching rugged polycrystalline layer 50d. When the rugged polycrystalline layer 50d obtained in FIG. 18 is exposed to an etching process (wet or dry etching), using the phosphoric acid, portions of layer 50d where the concentration of the phosphorus ion is high, (i.e., the boundary portions of the grains in the polycrystalline silicon), are more deeply etched than the other portions, which results in an even more rugged polycrystalline layer 50e.
EMBODIMENT 4
FIGS. 20 through 22 are sectional views illustrating a fourth embodiment of a method for manufacturing a capacitor electrode of a semiconductor device according to the present invention, wherein cell capacitance is greater than any of the capacitors obtained by way of the methods of the first, second or third embodiments.
First, FIG. 20 illustrates an etch-mask layer 90 formed on a rugged polycrystalline layer 80, obtained in accordance with the methods of the first to third embodiments, or by any known method.
Polycrystalline layer 80 with rugged surface is performed on semiconductor substrate 10, using the method of the first to third embodiments, or a known method. Then, etch-mask layer 90 is formed by depositing a material which has a different etch rate from the material constituting polycrystalline layer 80, (e.g., an oxide), on the surface of the polycrystalline layer, using a chemical vapor deposition or a thermal oxidation. At this time, if rugged polycrystalline layer 80 is formed according to the second embodiment with reference to FIGS. 12 through 15, the steps with reference to FIG. 20 can be executed without removing the oxide layer (reference numeral 52 in FIG. 14).
FIG. 21 illustrates a step of forming an etch-mask 90a, wherein a material constituting the etch-mask layer on the whole surface of the resultant layer 80 is anisotropically etched using the upper surface of the polycrystalline layer as an etching end-point, so that the oxide is left only in grooves of rugged polycrystalline layer 80, forming etch-mask 90a.
FIG. 22 illustrates micro-trenches 1 and a micro-pillars 11. Here, polycrystalline layer 80, on which etch-mask 90a is formed, is anisotropically etched using etch-mask 90a so that the polycrystalline layer is etched to a predetermined depth, thereby forming a micro-pillar 11 underneath each etch-mask 90a and a micro-trench 1. At this time, the predetermined depth may be as much as, but not more than, the thickness of the polycrystalline layer. In the former case, the micro-pillars 11 are separated when seen in the sectional view, but if seen from above, micro-pillars 11 are all connected together. (Although not shown in the drawing, micro-trenches 1 may partially expose semiconductor substrate 10 in FIG. 22.) Then, rugged polycrystalline layer 80a is obtained by removing etch-mask 90a.
According to the fourth embodiment of the present invention, a micro-trench is formed in a polycrystalline layer whose surface has been made rugged any one of the methods of the first, second or third embodiments, thus forming a polycrystalline layer having a surface area capable of obtaining a cell capacitance larger than that of the polycrystalline layer formed by the methods of the first, second, or third embodiments.
EMBODIMENT 5
FIGS. 23 through 26 are sectional views illustrating a fifth embodiment of a method for manufacturing a capacitor electrode of a semiconductor device according to the present invention.
FIG. 23 illustrates a step of forming an epitaxial mask layer 91 on the surface of rugged polycrystalline layer 80, formed in accordance with the methods of first to third embodiments, or by a known method, such as seen in FIG. 20 in the fourth embodiment. A polycrystalline layer 80 with rugged surface is formed on semiconductor substrate 10, using any of the methods of the first to third embodiments or a known method, such as forming etch-mask layer 90 disclosed in the fourth embodiment. Then, epitaxial mask layer 91 is formed by coating a material different from the material constituting polycrystalline layer 80, (e.g., an oxide or a spin-on-glass (SOG)), on the surface of the polycrystalline layer 80, using a chemical vapor deposition or a thermal oxidation.
FIG. 24 illustrates an epitaxial mask 91a. Like the formation of etch-mask 90a in the fourth embodiment, anisotropic etching is carried out on the material constituting epitaxial mask layer 91 down to the upper surface of polycrystalline layer 80. Thus, epitaxial mask 91a is formed by leaving the oxide only in the grooves of rugged polycrystalline layer 80, and leaving the upper portion of rugged polycrystalline layer 80 consisting of grains exposed, as seen in FIG. 24.
FIG. 25 illustrates an epitaxial growth step. Using a SiH2 Cl2 +HCl system as a source and a hydrogen gas as a carrier, and using the exposed top portions of the rugged polycrystalline layer 80 as a seed, the surface of the polycrystalline layer 80 not covered by epitaxial mask 91a is epitaxially grown to a predetermined height, forming epitaxial grains 95. The preferred height of the epitaxial grains 95 is 50-500 Å.
FIG. 26 illustrates a step of removing epitaxial mask 91a. After the epitaxial growth step described with reference to FIG. 25, epitaxial mask 91a is removed by a conventional method to obtain rugged polycrystalline layer 80 having epitaxial grains 95.
According to the fifth embodiment, a capacitor electrode with large surface area can be obtained as in the fourth embodiment, but by a more simple process as compared with the phosphoric acid treatment. In addition, etching damage typically occurring in the fourth embodiment can be decreased.
In the all of the above-described embodiments, it is evident that the processes for making the surface of the polycrystalline layer rugged can be carried out on a polycrystalline layer pattern which has been previously formed for a first electrode formation. Furthermore, the cell capacitance can be increased by stacking a silicon nitride layer and a high-temperature oxide layer on the semiconductor substrate before patterning the polycrystalline layer. Then, after forming the first electrode, a step of partially removing the high-temperature oxide layer is added.
FIGS. 27 through 30 are sectional views showing the semiconductor devices formed using the methods for manufacturing the capacitor electrode of the semiconductor device according to the present invention. FIG. 27 shows a semiconductor device having the stacked capacitor structure. FIG. 28 shows a semiconductor device having the cylindrical capacitor structure FIG. 29 shows a semiconductor device having the trench capacitor structure. FIG. 30 shows a semiconductor device having the stacked-trench capacitor structure. All of these adopt the method according to the present invention.
In FIGS. 27 through 30, reference numeral 10 denotes a semiconductor substrate, 12 is a selectively grown field oxide layer, 23 is a gate electrode, 14 is a source region, 16 is a drain region, 100 is a storage electrode, 110 is a dielectric film, 120 is a plate electrode, 19 is a bit line, 18 is a word line, 26 is an insulating layer, and reference symbols C1 and C2 are capacitors.
While the present invention has been particularly shown and described with reference to particular embodiments thereof, it will be understood by those skilled in the art that various changes in form and details may be effected therein without departing from the spirit and scope of the invention as defined by the appended claims.

Claims (22)

What is claimed is:
1. A method for manufacturing a first electrode of a capacitor for a semiconductor device, comprising the steps of:
(a) forming a doped polycrystalline layer on a semiconductor substrate, said doped polycrystalline layer being composed of grains having microscopic-scale structure; and
(b) etching said doped polycrystalline layer to make a surface of said doped polycrystalline layer rugged.
2. A method for manufacturing a first electrode of a capacitor of a semiconductor device according to claim 1, further comprising a step of patterning said polycrystalline layer, performed after said step of forming said polycrystalline layer.
3. A method for manufacturing a first electrode of a capacitor of a semiconductor device according to claim 1, wherein before said etching step to make said surface of said polycrystalline layer rugged, said method further comprises the steps of:
(a) growing an oxide layer on the surface of the rugged polycrystalline layer; and
(b) removing said oxide layer.
4. A method for manufacturing a first electrode of a capacitor of a semiconductor device according to claim 1, wherein after said etching step to make the surface of said polycrystalline layer rugged, said method further comprises the steps of:
(a) growing an oxide layer on the surface of the polycrystalline layer; and
(b) removing said oxide layer.
5. A method for manufacturing a first electrode of a capacitor of a semiconductor device according to claim 1, wherein after said etching step to make the surface of said polycrystalline layer rugged, said method further comprises the steps of:
(a) growing an oxide layer on said polycrystalline layer;
(b) anisotropically etching said oxide layer to leave said oxide layer in depressions formed in the polycrystalline layer between said constituent grains, thereby forming a mask composed of said oxide; and
(c) forming at least one micro-trench in said polycrystalline layer by anisotropically etching said rugged polycrystalline layer, using said mask composed of said oxide as an etch-mask.
6. A method for manufacturing a first electrode of a capacitor of a semiconductor device according to claim 5, wherein a depth to which said rugged polycrystalline layer is etched is no greater than the thickness of said rugged polycrystalline layer.
7. A method for manufacturing a first electrode of a capacitor of a semiconductor device according to claim 1, wherein after said step of making the surface of said polycrystalline layer rugged, said method further comprises the steps of:
(a) growing an oxide layer on said polycrystalline layer;
(b) anisotropically etching said oxide layer to leave said oxide in depressions formed in the polycrystalline layer between said constituent grains, thereby forming an epitaxial mask composed of said oxide;
(c) epitaxially growing a silicon grain on the exposed portion of said rugged polycrystalline layer, using said mask composed of the oxide material; and
(d) removing said mask.
8. A method for manufacturing first electrode of a capacitor of a semiconductor device according to claim 1, wherein said polycrystalline layer is doped with an impurity when said polycrystalline layer is deposited.
9. A method for manufacturing first electrode of a capacitor of a semiconductor device according to claim 1, wherein said polycrystalline layer is doped with an impurity after said polycrystalline layer is deposited.
10. A method for manufacturing a first electrode of a capacitor of a semiconductor device according to claim 8, further comprising a step of doping said rugged doped polycrystalline layer.
11. A method for manufacturing a first electrode of a capacitor of a semiconductor device according to claim 9, further comprising a step of doping said rugged doped polycrystalline layer.
12. A method for manufacturing a first electrode of a capacitor of a semiconductor device according to claim 1, wherein said step of etching said polycrystalline layer to make it rugged is carried out using an etchant which has an affinity for etching said impurity.
13. A method for manufacturing first electrode of a capacitor of a semiconductor device according to claim 12, wherein a phosphorus ion is used as said impurity, and phosphoric acid is used as said etchant.
14. A method for manufacturing first electrode of a capacitor of a semiconductor device according to claim 3, wherein said oxide layer is formed by chemical vapor deposition.
15. A method for manufacturing first electrode of a capacitor of a semiconductor device according to claim 3, wherein said oxide layer is formed by a heat treatment step.
16. A method for manufacturing a capacitor of a semiconductor device according to claim 1, wherein said polycrystalline layer is made from a material selected from the group consisting of a polycrystalline silicon, an amorphous silicon, and a polycrystalline silicon having hemispherical grains.
17. A method for manufacturing a first electrode of a capacitor of a semiconductor device according to claim 1, wherein said first electrode is adapted to stacked, trench, and a stacked-trench type capacitors.
18. A method for manufacturing a first electrode of a capacitor of a semiconductor device comprising the steps of:
(a) forming a polycrystalline layer having a rugged surface on a semiconductor substrate;
(b) forming an oxide layer on said polycrystalline layer;
(c) anisotropically etching :said oxide layer to leave portion of said oxide between said grains constituting said polycrystalline layer, thereby forming a mask composed of said oxide; and
(d) forming a micro-trench in said polycrystalline layer by anisotropically etching said rugged polycrystalline layer, using said mask composed of said oxide as an etch-mask.
19. A method for manufacturing a first electrode of a capacitor of a semiconductor device according to claim 18, wherein a depth to which said rugged polycrystalline layer is etched is no greater than the thickness of said rugged polycrystalline layer.
20. A method for manufacturing a first electrode of a capacitor of a semiconductor device comprising the steps of:
(a) forming a polycrystalline layer having a rugged surface on a semiconductor substrate;
(b) forming an oxide layer on said polycrystalline layer;
(c) anisotropically etching said oxide layer formed on the resultant structure to leave said oxide between said grains constituting said polycrystalline layer, thereby forming an epitaxial mask composed of the oxide material; and
(d) growing an epitaxial grain on a portion of said rugged polycrystalline layer not covered by said epitaxial mask.
21. A method for manufacturing first electrode of a capacitor of a semiconductor device according to claim 20, wherein said step of growing said epitaxial grain is carried out using a SiH2 Cl2 +HCl system as a source and a hydrogen gas as a carrier.
22. A method for manufacturing a first electrode of a capacitor for a semiconductor device according to claim 1, wherein said step of forming said doped polycrystalline layer comprises the steps of:
(a) forming a polycrystalline layer;
(b) doping said polycrystalline layer to form said doped polycrystalline layer.
US08/025,421 1992-02-28 1993-03-01 Method for manufacturing a capacitor of a semiconductor device Expired - Lifetime US5405801A (en)

Applications Claiming Priority (8)

Application Number Priority Date Filing Date Title
KR920003265 1992-02-28
KR92-3265 1992-02-28
KR920006291 1992-04-15
KR92-6291 1992-04-15
KR92-9619 1992-06-03
KR920009619 1992-06-03
KR1019920021231A KR960002097B1 (en) 1992-02-28 1992-11-12 Method of making a capacitor for a semiconductor device
KR92-21231 1992-11-12

Publications (1)

Publication Number Publication Date
US5405801A true US5405801A (en) 1995-04-11

Family

ID=27482935

Family Applications (1)

Application Number Title Priority Date Filing Date
US08/025,421 Expired - Lifetime US5405801A (en) 1992-02-28 1993-03-01 Method for manufacturing a capacitor of a semiconductor device

Country Status (4)

Country Link
US (1) US5405801A (en)
EP (1) EP0557590A1 (en)
JP (1) JP2596686B2 (en)
KR (1) KR960002097B1 (en)

Cited By (41)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5466627A (en) * 1994-03-18 1995-11-14 United Microelectronics Corporation Stacked capacitor process using BPSG precipitates
US5612558A (en) * 1995-11-15 1997-03-18 Micron Technology, Inc. Hemispherical grained silicon on refractory metal nitride
NL1004811C2 (en) * 1996-12-18 1998-06-19 United Microelectronics Corp Increasing capacitance of semiconductor device
FR2758008A1 (en) * 1996-12-30 1998-07-03 United Microelectronics Corp Hemispherical grain silicon formation technique for ultra high density integrated circuits
US5798290A (en) * 1995-11-06 1998-08-25 Mitsubishi Denki Kabushiki Kaisha Method of manufacturing a semiconductor device having a capacitor
EP0862204A1 (en) * 1997-02-27 1998-09-02 Siemens Aktiengesellschaft Method for fabricating a capacitor for a semiconductor structure
US5821152A (en) * 1997-05-21 1998-10-13 Samsung Electronics Co., Ltd. Methods of forming hemispherical grained silicon electrodes including multiple temperature steps
US5849624A (en) * 1996-07-30 1998-12-15 Mircon Technology, Inc. Method of fabricating a bottom electrode with rounded corners for an integrated memory cell capacitor
US5854095A (en) * 1996-08-28 1998-12-29 Samsung Electronics Co., Ltd. Dual source gas methods for forming integrated circuit capacitor electrodes
US5872033A (en) * 1994-03-11 1999-02-16 Micron Technology, Inc. Method for increasing capacitance of an HSG rugged capacitor using a phosphine rich oxidation and subsequent wet etch
US5877061A (en) * 1997-02-25 1999-03-02 International Business Machines Corporation Methods for roughening and volume expansion of trench sidewalls to form high capacitance trench cell for high density dram applications
US5885867A (en) * 1997-12-03 1999-03-23 Samsung Electronics Co., Ltd. Methods of forming hemispherical grained silicon layers including anti-nucleation gases
US5943584A (en) * 1996-11-22 1999-08-24 Samsung Electronics Co., Ltd. Annealing methods of doping electrode surfaces using dopant gases
US5960281A (en) * 1996-05-23 1999-09-28 Samsung Electronics Co., Ltd. Methods of fabricating microelectronic electrode structures using hemispherical grained (HSG) silicon
US5962886A (en) * 1997-05-23 1999-10-05 Mitsubishi Denki Kabushiki Kaisha Semiconductor memory and method of manufacturing thereof
US5963805A (en) * 1996-06-28 1999-10-05 Samsung Electronics Co., Ltd. Method for forming integrated circuit capacitors including dual layer electrodes
US5972771A (en) * 1994-03-11 1999-10-26 Micron Technology, Inc. Enhancing semiconductor structure surface area using HSG and etching
US5985715A (en) * 1997-12-01 1999-11-16 Winbond Electronics Corp. Method of fabricating stacked type capacitor
US6004858A (en) * 1997-12-11 1999-12-21 Samsung Electronics Co., Ltd. Methods of forming hemispherical grained silicon (HSG-Si) capacitor structures including protective layers
US6027970A (en) * 1996-05-17 2000-02-22 Micron Technology, Inc. Method of increasing capacitance of memory cells incorporating hemispherical grained silicon
US6037235A (en) * 1998-09-14 2000-03-14 Applied Materials, Inc. Hydrogen anneal for curing defects of silicon/nitride interfaces of semiconductor devices
US6048763A (en) * 1997-08-21 2000-04-11 Micron Technology, Inc. Integrated capacitor bottom electrode with etch stop layer
US6077573A (en) * 1997-06-11 2000-06-20 Samsung Electronics Co., Ltd. Plasma enhanced chemical vapor deposition methods of forming hemispherical grained silicon layers
US6087226A (en) * 1998-03-26 2000-07-11 Samsung Electronics Co., Ltd. Methods of forming capacitors including electrodes with hemispherical grained silicon layers on sidewalls thereof and related structures
US6117692A (en) * 1997-01-14 2000-09-12 Kim; Young-Sun Calibrated methods of forming hemispherical grained silicon layers
US6146967A (en) * 1997-08-20 2000-11-14 Micron Technology, Inc. Selective deposition of amorphous silicon film seeded in a chlorine gas and a hydride gas ambient when forming a stacked capacitor with HSG
US6150211A (en) * 1996-12-11 2000-11-21 Micron Technology, Inc. Methods of forming storage capacitors in integrated circuitry memory cells and integrated circuitry
US6159849A (en) * 1997-03-31 2000-12-12 Samsung Electronics Co., Ltd. Methods of forming nitride dielectric layers having reduced exposure to oxygen
US6168992B1 (en) 1998-03-30 2001-01-02 Samsung Electronics Co., Ltd. Methods for forming electrodes including sacrificial layers
US6194263B1 (en) 1995-10-10 2001-02-27 Samsung Electronics Co., Ltd. Methods for forming capacitor structures including etching pits
US6228709B1 (en) * 1997-11-27 2001-05-08 United Microelectronics Corp. Method of fabricating hemispherical grain electrode
US6245632B1 (en) 1997-05-22 2001-06-12 Samsung Electronics Co., Ltd. Variable temperature methods of forming hemispherical grained silicon (HSG-Si) layers
US6303956B1 (en) 1999-02-26 2001-10-16 Micron Technology, Inc. Conductive container structures having a dielectric cap
US6358793B1 (en) 1999-02-26 2002-03-19 Micron Technology, Inc. Method for localized masking for semiconductor structure development
US6403455B1 (en) 2000-08-31 2002-06-11 Samsung Austin Semiconductor, L.P. Methods of fabricating a memory device
US6613642B2 (en) 2001-12-13 2003-09-02 International Business Machines Corporation Method for surface roughness enhancement in semiconductor capacitor manufacturing
US6639266B1 (en) 2000-08-30 2003-10-28 Micron Technology, Inc. Modifying material removal selectivity in semiconductor structure development
US6686234B1 (en) * 1999-12-24 2004-02-03 Fujitsu Limited Semiconductor device and method for fabricating the same
US6689668B1 (en) 2000-08-31 2004-02-10 Samsung Austin Semiconductor, L.P. Methods to improve density and uniformity of hemispherical grain silicon layers
US6699745B1 (en) * 1997-03-27 2004-03-02 Texas Instruments Incorporated Capacitor and memory structure and method
US20050042823A1 (en) * 2003-08-18 2005-02-24 Shenlin Chen Hemi-spherical grain silicon enhancement

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2605594B2 (en) * 1993-09-03 1997-04-30 日本電気株式会社 Method for manufacturing semiconductor device
US5763286A (en) * 1994-09-14 1998-06-09 Micron Semiconductor, Inc. Process for manufacturing a DRAM capacitor having an annularly-grooved, cup-shaped storage-node plate which stores charge on inner and outer surfaces
JP2817645B2 (en) * 1995-01-25 1998-10-30 日本電気株式会社 Method for manufacturing semiconductor device
GB2330004B (en) * 1995-01-25 1999-08-11 Nec Corp Process of fabricating semiconductor device
US5726085A (en) * 1995-03-09 1998-03-10 Texas Instruments Inc Method of fabricating a dynamic random access memory (DRAM) cell capacitor using hemispherical grain (HSG) polysilicon and selective polysilicon etchback
EP0740347B1 (en) * 1995-04-24 2002-08-28 Infineon Technologies AG Semiconductor memory structure, using a ferroelectric dielectric and method of formation
KR100545703B1 (en) * 1996-12-30 2006-06-13 주식회사 하이닉스반도체 Semiconductor device manufacturing method
US6218260B1 (en) * 1997-04-22 2001-04-17 Samsung Electronics Co., Ltd. Methods of forming integrated circuit capacitors having improved electrode and dielectric layer characteristics and capacitors formed thereby
GB2333178B (en) * 1997-10-18 1999-11-24 United Microelectronics Corp Method of fabricating a hemispherical grain silicon structure
JP3630551B2 (en) 1998-04-02 2005-03-16 株式会社東芝 Semiconductor memory device and manufacturing method thereof
US6498088B1 (en) 2000-11-09 2002-12-24 Micron Technology, Inc. Stacked local interconnect structure and method of fabricating same
FR2845519B1 (en) 2002-10-03 2005-07-01 Commissariat Energie Atomique METHOD FOR MANUFACTURING WIRED NANO-STRUCTURE IN A SEMICONDUCTOR FILM

Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5061654A (en) * 1987-07-01 1991-10-29 Mitsubishi Denki Kabushiki Kaisha Semiconductor integrated circuit having oxide regions with different thickness
US5068199A (en) * 1991-05-06 1991-11-26 Micron Technology, Inc. Method for anodizing a polysilicon layer lower capacitor plate of a DRAM to increase capacitance
US5082794A (en) * 1989-02-13 1992-01-21 Motorola, Inc. Method of fabricating mos transistors using selective polysilicon deposition
US5112773A (en) * 1991-04-10 1992-05-12 Micron Technology, Inc. Methods for texturizing polysilicon utilizing gas phase nucleation
US5134086A (en) * 1991-03-20 1992-07-28 Samsung Electronics Co., Ltd. Method for manufacturing capacitor of highly integrated semiconductor memory device
US5182232A (en) * 1991-04-08 1993-01-26 Micron Technology, Inc. Metal silicide texturizing technique
US5208479A (en) * 1992-05-15 1993-05-04 Micron Technology, Inc. Method of increasing capacitance of polycrystalline silicon devices by surface roughening and polycrystalline silicon devices
US5244892A (en) * 1990-10-16 1993-09-14 Kyorin Pharmaceutical Co., Ltd. Cephem compounds, and antibacterial agents
US5254503A (en) * 1992-06-02 1993-10-19 International Business Machines Corporation Process of making and using micro mask
US5256587A (en) * 1991-03-20 1993-10-26 Goldstar Electron Co., Ltd. Methods of patterning and manufacturing semiconductor devices
US5266514A (en) * 1992-12-21 1993-11-30 Industrial Technology Research Institute Method for producing a roughened surface capacitor

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2564316B2 (en) * 1987-08-10 1996-12-18 株式会社日立製作所 Semiconductor device and manufacturing method thereof
JP2602512B2 (en) * 1987-11-02 1997-04-23 株式会社日立製作所 Method for manufacturing semiconductor device
JPH01289154A (en) * 1988-05-16 1989-11-21 Fujitsu Ltd Semiconductor integrated circuit device and manufacture thereof
JPH03139882A (en) * 1989-10-26 1991-06-14 Oki Electric Ind Co Ltd Manufacture of semiconductor storage device
JPH03240263A (en) * 1990-02-19 1991-10-25 Matsushita Electron Corp Manufacture of capacitance element
US5366917A (en) * 1990-03-20 1994-11-22 Nec Corporation Method for fabricating polycrystalline silicon having micro roughness on the surface
US5236860A (en) * 1991-01-04 1993-08-17 Micron Technology, Inc. Lateral extension stacked capacitor
US5082797A (en) * 1991-01-22 1992-01-21 Micron Technology, Inc. Method of making stacked textured container capacitor
US5102832A (en) * 1991-02-11 1992-04-07 Micron Technology, Inc. Methods for texturizing polysilicon
TW222710B (en) * 1991-09-07 1994-04-21 Samsung Electronics Co Ltd
JP3149478B2 (en) * 1991-10-25 2001-03-26 日本電気株式会社 Method for manufacturing semiconductor device

Patent Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5061654A (en) * 1987-07-01 1991-10-29 Mitsubishi Denki Kabushiki Kaisha Semiconductor integrated circuit having oxide regions with different thickness
US5082794A (en) * 1989-02-13 1992-01-21 Motorola, Inc. Method of fabricating mos transistors using selective polysilicon deposition
US5244892A (en) * 1990-10-16 1993-09-14 Kyorin Pharmaceutical Co., Ltd. Cephem compounds, and antibacterial agents
US5134086A (en) * 1991-03-20 1992-07-28 Samsung Electronics Co., Ltd. Method for manufacturing capacitor of highly integrated semiconductor memory device
US5256587A (en) * 1991-03-20 1993-10-26 Goldstar Electron Co., Ltd. Methods of patterning and manufacturing semiconductor devices
US5182232A (en) * 1991-04-08 1993-01-26 Micron Technology, Inc. Metal silicide texturizing technique
US5112773A (en) * 1991-04-10 1992-05-12 Micron Technology, Inc. Methods for texturizing polysilicon utilizing gas phase nucleation
US5068199A (en) * 1991-05-06 1991-11-26 Micron Technology, Inc. Method for anodizing a polysilicon layer lower capacitor plate of a DRAM to increase capacitance
US5208479A (en) * 1992-05-15 1993-05-04 Micron Technology, Inc. Method of increasing capacitance of polycrystalline silicon devices by surface roughening and polycrystalline silicon devices
US5254503A (en) * 1992-06-02 1993-10-19 International Business Machines Corporation Process of making and using micro mask
US5266514A (en) * 1992-12-21 1993-11-30 Industrial Technology Research Institute Method for producing a roughened surface capacitor

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
Sakao et al., A Capacitor Over Bit Line (COB) Cell With A Hemispherical Grain Storage Node For 64Mb DRAMs, Microelectronics Research Laboratories, NEC Corporation, CH2865 4/90/0000 06555, 1990 IEEE, pp. 27.3.1 27.5.4. *
Sakao et al., A Capacitor-Over-Bit-Line (COB) Cell With A Hemispherical-Grain Storage Node For 64Mb DRAMs, Microelectronics Research Laboratories, NEC Corporation, CH2865-4/90/0000-06555, 1990 IEEE, pp. 27.3.1-27.5.4.

Cited By (77)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6291849B1 (en) 1994-03-11 2001-09-18 Micron Technology, Inc. Semiconductor structures and apparatus having separated polysilicon grains
US5972771A (en) * 1994-03-11 1999-10-26 Micron Technology, Inc. Enhancing semiconductor structure surface area using HSG and etching
US5933727A (en) * 1994-03-11 1999-08-03 Micron Technology, Inc. Method for increasing capacitance of an HSG rugged capacitor using a phosphine rich oxidation and subsequent wet etch
US6667218B2 (en) * 1994-03-11 2003-12-23 Micron Technology, Inc. Enhancing semiconductor structure surface area using HSG and etching
US5872033A (en) * 1994-03-11 1999-02-16 Micron Technology, Inc. Method for increasing capacitance of an HSG rugged capacitor using a phosphine rich oxidation and subsequent wet etch
US5466627A (en) * 1994-03-18 1995-11-14 United Microelectronics Corporation Stacked capacitor process using BPSG precipitates
US6403495B2 (en) 1995-10-10 2002-06-11 Samsung Electronics Co., Ltd. Capacitor fabricating method of semiconductor device
US6194263B1 (en) 1995-10-10 2001-02-27 Samsung Electronics Co., Ltd. Methods for forming capacitor structures including etching pits
US6127240A (en) * 1995-11-06 2000-10-03 Mitsubishi Denki Kabushiki Kaisha Method of manufacturing a semiconductor device having a capacitor
US5798290A (en) * 1995-11-06 1998-08-25 Mitsubishi Denki Kabushiki Kaisha Method of manufacturing a semiconductor device having a capacitor
US6187631B1 (en) 1995-11-15 2001-02-13 Micron Technology, Inc. Hemispherical grained silicon on conductive nitride
US5899725A (en) * 1995-11-15 1999-05-04 Micron Technology, Inc. Method of forming a hemispherical grained silicon on refractory metal nitride
US6440795B1 (en) 1995-11-15 2002-08-27 Micron Technology, Inc. Hemispherical grained silicon on conductive nitride
US5612558A (en) * 1995-11-15 1997-03-18 Micron Technology, Inc. Hemispherical grained silicon on refractory metal nitride
US6429071B1 (en) 1996-05-17 2002-08-06 Micron Technology, Inc. Method of increasing capacitance of memory cells incorporating hemispherical grained silicon
US6027970A (en) * 1996-05-17 2000-02-22 Micron Technology, Inc. Method of increasing capacitance of memory cells incorporating hemispherical grained silicon
US5960281A (en) * 1996-05-23 1999-09-28 Samsung Electronics Co., Ltd. Methods of fabricating microelectronic electrode structures using hemispherical grained (HSG) silicon
US5963805A (en) * 1996-06-28 1999-10-05 Samsung Electronics Co., Ltd. Method for forming integrated circuit capacitors including dual layer electrodes
US5849624A (en) * 1996-07-30 1998-12-15 Mircon Technology, Inc. Method of fabricating a bottom electrode with rounded corners for an integrated memory cell capacitor
US5985732A (en) * 1996-07-30 1999-11-16 Micron Technology, Inc. Method of forming integrated stacked capacitors with rounded corners
US5854095A (en) * 1996-08-28 1998-12-29 Samsung Electronics Co., Ltd. Dual source gas methods for forming integrated circuit capacitor electrodes
US5943584A (en) * 1996-11-22 1999-08-24 Samsung Electronics Co., Ltd. Annealing methods of doping electrode surfaces using dopant gases
US6222215B1 (en) * 1996-12-11 2001-04-24 Micron Technology, Inc. DRAM circuitry
US6399981B2 (en) 1996-12-11 2002-06-04 Micron Technology, Inc. Integrated circuitry memory devices
US6358812B1 (en) 1996-12-11 2002-03-19 Micron Technology, Inc. Methods of forming storage capacitors
US6150211A (en) * 1996-12-11 2000-11-21 Micron Technology, Inc. Methods of forming storage capacitors in integrated circuitry memory cells and integrated circuitry
NL1004811C2 (en) * 1996-12-18 1998-06-19 United Microelectronics Corp Increasing capacitance of semiconductor device
FR2758008A1 (en) * 1996-12-30 1998-07-03 United Microelectronics Corp Hemispherical grain silicon formation technique for ultra high density integrated circuits
US6117692A (en) * 1997-01-14 2000-09-12 Kim; Young-Sun Calibrated methods of forming hemispherical grained silicon layers
US5877061A (en) * 1997-02-25 1999-03-02 International Business Machines Corporation Methods for roughening and volume expansion of trench sidewalls to form high capacitance trench cell for high density dram applications
EP0862204A1 (en) * 1997-02-27 1998-09-02 Siemens Aktiengesellschaft Method for fabricating a capacitor for a semiconductor structure
US6699745B1 (en) * 1997-03-27 2004-03-02 Texas Instruments Incorporated Capacitor and memory structure and method
US20040228068A1 (en) * 1997-03-27 2004-11-18 Aditi Banerjee Capacitor and memory structure and method
US6159849A (en) * 1997-03-31 2000-12-12 Samsung Electronics Co., Ltd. Methods of forming nitride dielectric layers having reduced exposure to oxygen
US5821152A (en) * 1997-05-21 1998-10-13 Samsung Electronics Co., Ltd. Methods of forming hemispherical grained silicon electrodes including multiple temperature steps
US6245632B1 (en) 1997-05-22 2001-06-12 Samsung Electronics Co., Ltd. Variable temperature methods of forming hemispherical grained silicon (HSG-Si) layers
US5962886A (en) * 1997-05-23 1999-10-05 Mitsubishi Denki Kabushiki Kaisha Semiconductor memory and method of manufacturing thereof
US6077573A (en) * 1997-06-11 2000-06-20 Samsung Electronics Co., Ltd. Plasma enhanced chemical vapor deposition methods of forming hemispherical grained silicon layers
US7432152B2 (en) 1997-08-20 2008-10-07 Micron Technology, Inc. Methods of forming HSG layers and devices
US6146967A (en) * 1997-08-20 2000-11-14 Micron Technology, Inc. Selective deposition of amorphous silicon film seeded in a chlorine gas and a hydride gas ambient when forming a stacked capacitor with HSG
US7229890B2 (en) 1997-08-20 2007-06-12 Micron Technology, Inc. Forming integrated circuits using selective deposition of undoped silicon film seeded in chlorine and hydride gas
US20030153142A1 (en) * 1997-08-20 2003-08-14 Micron Technology, Inc. Selective deposition of undoped silicon film seeded in chlorine and hydride gas for a stacked capacitor
US6521507B1 (en) 1997-08-20 2003-02-18 Micron Technology, Inc. Selective deposition of undoped silicon film seeded in chlorine and hydride gas for a stacked capacitor
US6048763A (en) * 1997-08-21 2000-04-11 Micron Technology, Inc. Integrated capacitor bottom electrode with etch stop layer
US6303953B1 (en) 1997-08-21 2001-10-16 Micron Technology, Inc. Integrated capacitor bottom electrode with etch stop layer
US6228709B1 (en) * 1997-11-27 2001-05-08 United Microelectronics Corp. Method of fabricating hemispherical grain electrode
US5985715A (en) * 1997-12-01 1999-11-16 Winbond Electronics Corp. Method of fabricating stacked type capacitor
US5885867A (en) * 1997-12-03 1999-03-23 Samsung Electronics Co., Ltd. Methods of forming hemispherical grained silicon layers including anti-nucleation gases
US6004858A (en) * 1997-12-11 1999-12-21 Samsung Electronics Co., Ltd. Methods of forming hemispherical grained silicon (HSG-Si) capacitor structures including protective layers
US6087226A (en) * 1998-03-26 2000-07-11 Samsung Electronics Co., Ltd. Methods of forming capacitors including electrodes with hemispherical grained silicon layers on sidewalls thereof and related structures
US6168992B1 (en) 1998-03-30 2001-01-02 Samsung Electronics Co., Ltd. Methods for forming electrodes including sacrificial layers
US6037235A (en) * 1998-09-14 2000-03-14 Applied Materials, Inc. Hydrogen anneal for curing defects of silicon/nitride interfaces of semiconductor devices
US6387761B1 (en) 1998-09-14 2002-05-14 Applied Materials, Inc. Anneal for enhancing the electrical characteristic of semiconductor devices
US20060244030A1 (en) * 1999-02-26 2006-11-02 Micron Technology, Inc. Conductive container structures having a dielectric cap
US7199415B2 (en) 1999-02-26 2007-04-03 Micron Technology, Inc. Conductive container structures having a dielectric cap
US20030205749A1 (en) * 1999-02-26 2003-11-06 Micron Technology, Inc. Localized masking for semiconductor structure development
US7868369B2 (en) 1999-02-26 2011-01-11 Micron Technology, Inc. Localized masking for semiconductor structure development
US20090102018A1 (en) * 1999-02-26 2009-04-23 Micron Technology, Inc. Localized masking for semiconductor structure development
US7468534B2 (en) 1999-02-26 2008-12-23 Micron Technology, Inc. Localized masking for semiconductor structure development
US20020030220A1 (en) * 1999-02-26 2002-03-14 Micron Technology, Inc. Conductive container structures having a dielectric cap
US6358793B1 (en) 1999-02-26 2002-03-19 Micron Technology, Inc. Method for localized masking for semiconductor structure development
US6833579B2 (en) 1999-02-26 2004-12-21 Micron Technology, Inc. Conductive container structures having a dielectric cap
US6573554B2 (en) 1999-02-26 2003-06-03 Micron Technology, Inc. Localized masking for semiconductor structure development
US20070284638A1 (en) * 1999-02-26 2007-12-13 Micron Technology, Inc. Conductive container structures having a dielectric cap
US7298000B2 (en) 1999-02-26 2007-11-20 Micron Technology, Inc. Conductive container structures having a dielectric cap
US6946357B2 (en) 1999-02-26 2005-09-20 Micron Technology, Inc. Conductive container structures having a dielectric cap
US20060006448A1 (en) * 1999-02-26 2006-01-12 Micron Technology, Inc. Localized masking for semiconductor structure development
US7015529B2 (en) 1999-02-26 2006-03-21 Micron Technology, Inc. Localized masking for semiconductor structure development
US6303956B1 (en) 1999-02-26 2001-10-16 Micron Technology, Inc. Conductive container structures having a dielectric cap
US6686234B1 (en) * 1999-12-24 2004-02-03 Fujitsu Limited Semiconductor device and method for fabricating the same
US6639266B1 (en) 2000-08-30 2003-10-28 Micron Technology, Inc. Modifying material removal selectivity in semiconductor structure development
US6403455B1 (en) 2000-08-31 2002-06-11 Samsung Austin Semiconductor, L.P. Methods of fabricating a memory device
US6689668B1 (en) 2000-08-31 2004-02-10 Samsung Austin Semiconductor, L.P. Methods to improve density and uniformity of hemispherical grain silicon layers
US6613642B2 (en) 2001-12-13 2003-09-02 International Business Machines Corporation Method for surface roughness enhancement in semiconductor capacitor manufacturing
US20050176213A1 (en) * 2003-08-18 2005-08-11 Shenlin Chen Hemi-spherical grain silicon enhancement
US6902973B2 (en) * 2003-08-18 2005-06-07 Micron Technology, Inc. Hemi-spherical grain silicon enhancement
US20050042823A1 (en) * 2003-08-18 2005-02-24 Shenlin Chen Hemi-spherical grain silicon enhancement

Also Published As

Publication number Publication date
KR930018696A (en) 1993-09-22
EP0557590A1 (en) 1993-09-01
JPH06163853A (en) 1994-06-10
KR960002097B1 (en) 1996-02-10
JP2596686B2 (en) 1997-04-02

Similar Documents

Publication Publication Date Title
US5405801A (en) Method for manufacturing a capacitor of a semiconductor device
US5650351A (en) Method to form a capacitor having multiple pillars for advanced DRAMS
US4977102A (en) Method of producing layer structure of a memory cell for a dynamic random access memory device
US5155657A (en) High area capacitor formation using material dependent etching
KR960005245B1 (en) Method for manufacturing a capacitor having a rough electrode surface
US5464791A (en) Method of fabricating a micro-trench storage capacitor
JP2519612B2 (en) Method for producing silicon layer with maximized surface area
US5616511A (en) Method of fabricating a micro-trench storage capacitor
US5153813A (en) High area capacitor formation using dry etching
US5656529A (en) Method for manufacturing highly-integrated capacitor
US6037219A (en) One step in situ doped amorphous silicon layers used for selective hemispherical grain silicon formation for crown shaped capacitor applications
US5508223A (en) Method for manufacturing DRAM cell with fork-shaped capacitor
US6319772B1 (en) Method for making low-leakage DRAM structures using selective silicon epitaxial growth (SEG) on an insulating layer
US5956595A (en) Method of fabricating a semiconductor integrated circuit having a capacitor with lower electrode comprising titanium nitride
US5710075A (en) Method to increase surface area of a storage node electrode, of an STC structure, for DRAM devices
US6127221A (en) In situ, one step, formation of selective hemispherical grain silicon layer, and a nitride-oxide dielectric capacitor layer, for a DRAM application
US5874336A (en) Method to improve yield for capacitors formed using etchback of polysilicon hemispherical grains
US5679596A (en) Spot deposited polysilicon for the fabrication of high capacitance, DRAM devices
JPH10275902A (en) Method of forming charge storing electrode of semiconductor element and method of forming electrode of flash memory element
US20010044182A1 (en) Semiconductor device having hsg polycrystalline silicon layer
US6417066B1 (en) Method of forming a DRAM capacitor structure including increasing the surface area using a discrete silicon mask
US5766993A (en) Method of fabricating storage node electrode, for DRAM devices, using polymer spacers, to obtain polysilicon columns, with minimum spacing between columns
US5817554A (en) Use of a grated top surface topography for capacitor structures
US5926719A (en) Method for fabricating a crown shaped capacitor structure
US6368913B1 (en) Method of manufacturing a semiconductor device and a semiconductor device

Legal Events

Date Code Title Description
AS Assignment

Owner name: SAMSUNG ELECTRONICS CO1, LTD., KOREA, REPUBLIC OF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HAN, KI-MAN;HWANG, CHANG-GYU;KANG, DUG-DONG;AND OTHERS;REEL/FRAME:006601/0225

Effective date: 19930426

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12