US20230197718A1 - Semiconductor device and method of fabricating the same - Google Patents

Semiconductor device and method of fabricating the same Download PDF

Info

Publication number
US20230197718A1
US20230197718A1 US17/668,393 US202217668393A US2023197718A1 US 20230197718 A1 US20230197718 A1 US 20230197718A1 US 202217668393 A US202217668393 A US 202217668393A US 2023197718 A1 US2023197718 A1 US 2023197718A1
Authority
US
United States
Prior art keywords
voltage area
substrate
disposed
semiconductor device
dielectric layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
US17/668,393
Inventor
Chih-Kai Hsu
Ssu-I Fu
Yu-Hsiang Lin
Chien-Ting Lin
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
United Microelectronics Corp
Original Assignee
United Microelectronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by United Microelectronics Corp filed Critical United Microelectronics Corp
Assigned to UNITED MICROELECTRONICS CORP. reassignment UNITED MICROELECTRONICS CORP. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: FU, SSU-I, HSU, CHIH-KAI, LIN, CHIEN-TING, LIN, YU-HSIANG
Publication of US20230197718A1 publication Critical patent/US20230197718A1/en
Pending legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
    • H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
    • H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
    • H01L27/0886—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate including transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/823412—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the channel structures, e.g. channel implants, halo or pocket implants, or channel materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/823431—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/823437—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/823437—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
    • H01L21/823456—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes gate conductors with different shapes, lengths or dimensions
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/823481—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type isolation region manufacturing related aspects, e.g. to avoid interaction of isolation region with adjacent structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/0203—Particular design considerations for integrated circuits
    • H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
    • H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/0203—Particular design considerations for integrated circuits
    • H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
    • H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
    • H01L27/0296—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices involving a specific disposition of the protective devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0642—Isolation within the component, i.e. internal isolation
    • H01L29/0649—Dielectric regions, e.g. SiO2 regions, air gaps
    • H01L29/0653—Dielectric regions, e.g. SiO2 regions, air gaps adjoining the input or output region of a field-effect device, e.g. the source or drain region
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312—Gate electrodes for field effect devices
    • H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42356—Disposition, e.g. buried gate electrode
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312—Gate electrodes for field effect devices
    • H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42364—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the insulating layer, e.g. thickness or uniformity
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66568—Lateral single gate silicon transistors
    • H01L29/66613—Lateral single gate silicon transistors with a gate recessing step, e.g. using local oxidation
    • H01L29/66621—Lateral single gate silicon transistors with a gate recessing step, e.g. using local oxidation using etching to form a recess at the gate location
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/7833—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
    • H01L29/7834—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's with a non-planar structure, e.g. the gate or the source or the drain being non-planar
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/823462—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate insulating layers, e.g. different gate insulating layer thicknesses, particular gate insulator materials or particular gate insulator implants
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/823475—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type interconnection or wiring or contact manufacturing related aspects

Definitions

  • the present disclosure relates generally to a semiconductor device and a method of fabricating the same, and more particularly to a semiconductor device including high-voltage (HV) components, medium-voltage (MV) components, and low-voltage (LV) components together and a method of fabricating the same.
  • HV high-voltage
  • MV medium-voltage
  • LV low-voltage
  • VDMOS vertical double-diffusion metal-oxide-semiconductor
  • IGBT insulated gate bipolar transistor
  • LDMOS lateral-diffusion metal-oxide-semiconductor
  • FinFETs fin field effect transistors
  • An object of the present disclosure is to provide a semiconductor device, where a high-voltage component and a medium-voltage component are partially embedded in a substrate until they are on the same level with the bottom surface or the top surface of a fin portion of a low-voltage component. Therefore, the topmost surfaces of the high-voltage component, the medium-voltage component, and the low-voltage component are on the same level with each other to avoid forming shallow trench isolation structures with different depths, or to avoid serious loading effect in the subsequent processes, which is helpful to improve the overall performance of the semiconductor device.
  • An object of the present disclosure is to provide a method of fabricating a semiconductor device, which integrates the processes of forming a high-voltage component, a medium-voltage component, and a low-voltage component, so that the high-voltage component, the medium-voltage component, and the low-voltage component are simultaneously formed under the premise of simplified processes.
  • the top surfaces of the high-voltage component, the medium-voltage component, and the low-voltage component formed thereby are on the same level with each other, so as to avoid forming shallow trench isolation structures with large differences in depth, or to avoid serious load effect in the subsequent processes.
  • the present disclosure provides a semiconductor device that includes a substrate, a first transistor, a second transistor, and a third transistor.
  • the substrate includes a high-voltage area, a medium-voltage area, and a low-voltage area.
  • the first transistor is disposed in the high-voltage area, and includes a first gate dielectric layer disposed on a first plane of the substrate, and a first gate electrode disposed on the first gate dielectric layer.
  • the second transistor is disposed in the low-voltage area, and includes a plurality of fin-shaped structures protruding from a second plane of the substrate, and a second gate electrode crossing the fin-shaped structures.
  • the third transistor is disposed in the medium-voltage area, and includes a third gate dielectric layer disposed on a third plane of the substrate, and a third gate electrode disposed on the third gate dielectric layer.
  • the topmost surface of the first gate electrode, the topmost surface of the second gate electrode, and the topmost surface of the third gate electrode are coplanar with each other.
  • the present disclosure provides a semiconductor device that includes a substrate, two first doped regions, a first gate electrode, a second doped region, a second gate electrode, a plurality of fin-shaped structures, a third gate electrode, and a plurality of shallow trench isolation structures.
  • the substrate includes a high-voltage area, a medium-voltage area, and a low-voltage area.
  • the first doped regions are disposed in the substrate and located in the high-voltage area.
  • the first doped regions are parallel to each other and extend along a first direction.
  • the first gate electrode is disposed on the substrate and located in the high-voltage area, and is also disposed between the first doped regions.
  • the second doped region is disposed in the substrate and located in the middle-voltage area.
  • the second doped region extends along the first direction.
  • the second gate electrode is disposed on the substrate and located in the middle-voltage area.
  • the second gate electrode partially covers the second doped region.
  • the fin-shaped structures are disposed in the substrate and located in the low-voltage area.
  • the fin-shaped structures are parallel to each other and extend along the first direction.
  • the third gate electrode is disposed on the substrate and located in the low-voltage area.
  • the third gate electrode extends in a second direction perpendicular to the first direction and crosses the fin-shaped structures.
  • the shallow trench isolation structures are disposed in the substrate to respectively surround the first doped regions, the second doped region, and the fin-shaped structures.
  • the present disclosure provides a method of fabricating a semiconductor device, which includes the following steps. First, a substrate is provided. The substrate includes a high-voltage area, a medium-voltage area, and a low-voltage area. Then, a first transistor is formed in the high-voltage area, where the first transistor includes a first gate dielectric layer formed on a first plane of the substrate, and a first gate electrode formed on the first gate dielectric layer. Next, a second transistor is formed in the low-voltage area, where the second transistor includes a plurality of fin-shaped structures protruding from a second plane of the substrate, and a second gate electrode crossing the fin-shaped structures.
  • a third transistor is formed in the middle-voltage area, where the third transistor includes a third gate dielectric layer formed on a third plane of the substrate, and a third gate electrode formed on the third gate dielectric layer.
  • the topmost surface of the first gate electrode, the topmost surface of the second gate electrode, and the topmost surface of the third gate electrode are coplanar with each other.
  • FIG. 1 to FIG. 16 illustrates schematic diagrams of a method of fabricating a semiconductor device according to a first embodiment of the present disclosure, in which:
  • FIG. 1 is a schematic cross-sectional view of a semiconductor device after an oxidation treatment process
  • FIG. 2 is a schematic cross-sectional view of a semiconductor device after an etching process
  • FIG. 3 is a schematic cross-sectional view of a semiconductor device after a mask pattern is formed
  • FIG. 4 is a schematic cross-sectional view of a semiconductor device after fin-shaped structures are formed
  • FIG. 5 is a schematic cross-sectional view of a semiconductor device after a fin cut process
  • FIG. 6 is a schematic cross-sectional view of a semiconductor device after a dielectric layer is formed
  • FIG. 7 is a schematic cross-sectional view of a semiconductor device after an etching process
  • FIG. 8 is a schematic cross-sectional view of a semiconductor device after an ion implantation process
  • FIG. 9 is a schematic cross-sectional view of a semiconductor device after a mask structure is formed to expose a high-voltage area
  • FIG. 10 is a schematic cross-sectional view of a semiconductor device after a gate dielectric layer is formed in the high-voltage area
  • FIG. 11 is a schematic cross-sectional view of a semiconductor device after another ion implantation process
  • FIG. 12 is a schematic cross-sectional view of a semiconductor device after further another ion implantation process
  • FIG. 13 is a schematic cross-sectional view of a semiconductor device after a gate dielectric layer is formed in a medium-voltage area
  • FIG. 14 is a schematic cross-sectional view of a semiconductor device after an etching process is performed in a low-voltage area
  • FIG. 15 is a schematic cross-sectional view of a semiconductor device after a gate dielectric layer is formed in the low-voltage area.
  • FIG. 16 is a schematic cross-sectional view of a semiconductor device after a gate electrode is formed.
  • FIG. 17 is a schematic cross-sectional view of a semiconductor device according to a second embodiment of the present disclosure.
  • FIG. 18 to FIG. 19 illustrates schematic diagrams of a semiconductor device according to a third embodiment of the present disclosure, in which:
  • FIG. 18 is a schematic cross-sectional view of the semiconductor device of the third embodiment.
  • FIG. 19 is a schematic top view of the semiconductor device of the third embodiment.
  • the present disclosure relates to a method of fabricating a semiconductor device, which integrates the fabrication methods of a high-voltage (HV) component, a medium-voltage (MV) component, and a low-voltage (LV) component.
  • the high-voltage component may refer to semiconductor transistors with an initial voltage between 10 volts (V) and 20 volts
  • the medium-voltage component may refer to semiconductor transistors with an initial voltage between 5 volts and 10 volts
  • the low-voltage component may refer to semiconductor transistors with an initial voltage between 0.5 volt and 1 volt, but not limited thereto.
  • FIG. 1 to FIG. 16 are schematic diagrams of a method of fabricating a semiconductor device according to a first embodiment of the present disclosure.
  • a bulk substrate 100 which includes, for example, a silicon substrate, an epitaxial silicon substrate, a silicon-containing substrate, or a silicon- on-insulator (SOI) substrate, but not limited thereto.
  • the bulk substrate 100 has at least a first region 100 a and a second region 100 b , where the two regions are, for example, disposed adjacent to each other, as shown in FIG. 1 .
  • other regions may be further disposed between the first region 100 a and the second region 100 b of the bulk substrate 100 .
  • a mask structure 110 is formed on the bulk substrate 100 to cover a surface 102 of the second region 100 b and to expose the first region 100 a .
  • an oxidation treatment process such as a thermal oxidation process, is performed through the mask structure 110 .
  • the mask structure 110 includes, for example, a first mask layer 111 (for example, including silicon oxide) and a second mask layer 113 (for example, including silicon nitride) stacked from bottom to top in sequence, but not limited thereto.
  • a portion 101 of the bulk substrate 100 may react with oxygen to form an oxide layer 101 a (for example, including silicon oxide) with a relatively large volume.
  • the portion 101 of the bulk substrate 100 has a height H 1 , for example, about 300 angstroms ( ⁇ ) to about 500 angstroms ( ⁇ ), but not limited thereto. Therefore, a portion of the oxide layer 101 a may be embedded in the bulk substrate 100 , and another portion of the oxide layer 101 a may protrude from the topmost surface 102 of the bulk substrate 100 , as shown in FIG. 1 .
  • an etching process is optionally performed to completely remove the oxide layer 101 a , so that the bulk substrate 100 has a relatively low surface 103 in the first region 100 a .
  • H 1 of the bulk substrate 100 between the topmost surface 103 in the first region 100 a and the topmost surface 102 in the second region 100 b , for example, about 300 angstroms to about 500 angstroms, but not limited thereto.
  • multiple fin-shaped structures 224 are formed in the second region 100 b of the bulk substrate 100 through a self-aligned double patterning (SADP) process or a self-aligned reverse patterning (SARP) process.
  • SADP self-aligned double patterning
  • SARP self-aligned reverse patterning
  • the method of forming the fin-shaped structures 224 includes, but is not limited to, the following steps. First, a mask structure 120 is formed on the bulk substrate 100 to cover the topmost surface 103 in the first region 100 a and the topmost surface 102 in the second region 100 b overall. Then, a sacrificial layer 131 is formed in the first region 100 a to cover the first region 100 a overall, and multiple patterned sacrificial layers (not shown) are formed in the second region 100 b and on the mask structure 120 through photolithography and etching processes.
  • the mask structure 120 includes, for example, a first mask layer 121 (for example, including silicon oxide), a second mask layer 123 (for example, including silicon nitride), and a third mask layer 125 (for example, including silicon oxide) stacked from bottom to top in sequence, but not limited thereto. Then, deposition and etching processes are sequentially performed to form sidewall spacers 133 on the sidewalls of the sacrificial layer 131 , and to form sidewall spacers (not shown) on the sidewalls of each patterned sacrificial layer.
  • a first mask layer 121 for example, including silicon oxide
  • a second mask layer 123 for example, including silicon nitride
  • a third mask layer 125 for example, including silicon oxide
  • a mask layer (not shown) is formed to cover the sacrificial layer 131 and the sidewall spacers 133 in the first region 100 a , and the patterned sacrificial layers in the second region 100 b are removed through the mask layer. Then, another etching process is performed through the sidewall spacers in the second region 100 b , so that the pattern of the sidewall spacers is transferred to the underlying mask structure 120 to form multiple openings 120 a penetrating through the third mask layer 125 and the second mask layer 123 , and multiple mask patterns 120 b are defined at the same time, as shown in FIG. 3 . In addition, after the mask patterns 120 b are formed, the mask layer maybe completely removed to expose the patterned sacrificial layers 131 and the sidewall spacers 133 in the first region 100 a.
  • another etching process is performed to transfer the pattern of the mask pattern 120 b in the second region 100 b to the underlying substrate 200 to form multiple shallow trenches 222 in the second region 100 b .
  • multiple fin-shaped structures 224 and the plane 204 between the fin-shaped structures 224 are defined.
  • the patterned sacrificial layers 131 and the sidewall spacers 133 in the first region 100 a may be removed together, and the mask structure 120 in the first region 100 a has not been etched, and still completely covers the bulk substrate 100 , as shown in FIG. 4 .
  • a doped region 210 and a doped region 220 are formed in the first region 100 a and the second region 100 b of the bulk substrate 100 , respectively.
  • the doped region 210 for example, extends downward from the topmost surface 103 in the first region 100 a to the interior of the bulk substrate 100 .
  • the doped region 220 is completely embedded in the interior of the bulk substrate 100 , and not exposed from the topmost surface 102 in the second region 100 b , as shown in FIG. 3 .
  • each fin-shaped structure 224 and the plane 204 are both located above the doped region 220 , and each fin-shaped structure 224 protrudes from the plane 204 and does not directly contact the underlying doped region 220 , as shown in FIG. 4 .
  • a fin cut process is performed.
  • Another mask layer (not shown) is formed on the bulk substrate 100 , and an etching process is performed through this another mask layer to form multiple trenches 226 in the second region 100 b , and to remove a portion of the fin-shaped structures 224 at the same time.
  • multiple trenches 211 , 213 are formed in the first region 100 a at the same time, which pass through the mask structure 120 and a portion of the bulk substrate 100 to form a substrate 200 , as shown in FIG. 5 .
  • the second region 100 b maybe used as a low-voltage area 200 L of the substrate 200 for forming low-voltage components, such as semiconductor transistors suitable for low-voltage operation.
  • the first region 100 a may be further divided into a high-voltage area 200 H and a medium-voltage area 200 M of the substrate 200 for forming high-voltage components and medium-voltage components, respectively.
  • the high-voltage area 200 H, the medium-voltage area 200 M, and the low-voltage area 200 L may be areas for transistors with the same conductivity type or different conductivity types, for example, are respectively a PMOS transistor area and/or an NMOS transistor area, but not limited thereto.
  • the trenches 211 are formed in the high-voltage area 200 H and the trench 213 is formed in the medium-voltage area 200 M.
  • deposition and chemical mechanical polishing/planarization (CMP) processes are sequentially performed to form a dielectric layer 140 to fill up the trenches 211 , 213 in the first region 100 a (i.e., the high-voltage area 200 H and the medium-voltage area 200 M) and the trenches 226 , 222 in the second region 100 b (i.e., the low-voltage area 200 L).
  • the method of forming the dielectric layer 140 includes, but is not limited to, the following steps.
  • a dielectric material (not shown) is deposited to completely cover the mask structure 120 in the first region 100 a (i.e., the high-voltage area 200 H and the medium-voltage area 200 M) and the second region 100 b (i.e., the low-voltage area 200 L).
  • the second mask layer 123 in the second region 100 b (i.e., the low-voltage area 200 L) is used as an etch stop layer to partially remove the dielectric material and the third mask layer 125 in the second region 100 b , so that the top surface of the dielectric layer 140 is coplanar with the top surface of the second mask layer 123 in the second region 100 b (i.e., the low-voltage area 200 L), and is higher than the top surface of the mask structure 120 in the first region 100 a (i.e., the high-voltage area 200 H and the medium-voltage area 200 M), as shown in FIG. 6 .
  • the dielectric layer 140 may completely cover the mask structure 120 in the first region 100 a (i.e., the high-voltage area 200 H and the medium-voltage area 200 M), but only partially covers the second mask layer 123 in the second region 100 b (i.e., the low-voltage area 200 L).
  • a mask layer 150 is formed on the substrate 200 to cover the second region 100 b (i.e., the low-voltage area 200 L), and an etching process E 1 is performed to partially remove the mask structure 120 and the dielectric layer 140 in the first region 100 a (i.e., the high-voltage area 200 H and the medium-voltage area 200 M) through the mask layer 150 , where the third mask layer 125 in the first region 100 a (i.e., the high-voltage area 200 H and the medium-voltage area 200 M) is removed.
  • the top surface of the dielectric layer 140 in the first region 100 a i.e., the high-voltage area 200 H and the medium-voltage area 200 M
  • the top surface of the dielectric layer 140 in the second region 100 b i.e., the low-voltage area 200 L
  • the top surface of the dielectric layer 140 in the second region 100 b is also coplanar with the top surface of the second mask layer 123 in the second region 100 b .
  • the top surface 140 a of the dielectric layer 140 in the first region 100 a i.e., the high-voltage area 200 H and the medium-voltage area 200 M
  • the top surface 140 b of the dielectric layer 140 in the second region 100 b i.e., the low-voltage area 200 L
  • H 2 the significant height difference
  • the second mask layer 123 in the first region 100 a i.e., the high-voltage area 200 H and the medium-voltage area 200 M
  • the second mask layer 123 in the second region 100 b i.e., the low-voltage area 200 L
  • the dielectric layer 140 in the first region 100 a i.e., the high-voltage area 200 H and the medium-voltage area 200 M
  • the dielectric layer 140 in the second region 100 b i.e., the low-voltage area 200 L
  • shallow trench isolation structures 241 and 243 filling up the trenches 211 and 213 in the high-voltage area 200 H and the medium-voltage area 200 M, respectively, are formed as shown in FIG. 8 .
  • an ion implantation process P 1 is performed in the high-voltage area 200 H while covered by the first mask layer 121 to form two doped regions 231 .
  • the doped regions 231 are formed in the doped region 210 and surround around the shallow trench isolation structures 241 , as shown in FIG. 8 .
  • a gate dielectric layer 233 is formed in the high-voltage area 200 H.
  • a mask structure 160 is formed on the substrate 200 to cover a portion of the first region 100 a (i.e., the high-voltage area 200 H and the medium-voltage area 200 M) and the second region 100 b (i.e., the low-voltage area 200 L).
  • the mask structure 160 includes, for example, a first mask layer 161 (including silicon nitride) and a second mask layer 163 (including photoresist material) that are stacked from bottom to top in sequence, but not limited thereto.
  • the mask structure 160 has an opening 162 to partially expose the substrate 200 (including the first doped region 210 and the third doped regions 231 ) and the shallow trench isolation structures 241 in the high-voltage area 200 H. Then, an etching process E 2 is performed to partially remove the exposed substrate 200 (including the doped region 210 and the doped regions 231 ) through the mask structure 160 to form a plane 203 that is located between two adjacent shallow trench isolation structures 241 , as shown in FIG. 9 . Afterwards, an oxidation process or a deposition process is performed on the plane 203 to form a gate dielectric layer 233 , as shown in FIG. 10 .
  • the gate dielectric layer 233 has a relatively large thickness T 1 , for example, about 700 angstroms to about 800 angstroms. Therefore, the topmost surface 233 a of the gate dielectric layer 233 may be coplanar with the top surfaces of the shallow trench isolation structures 241 , 243 , but not limited thereto. In addition, the gate dielectric layer 233 may also have a relatively large width W 1 , for example, about 50 micrometers, and may contact the underlying doped region 210 and the underlying doped regions 231 .
  • a mask layer 170 (for example, including a photoresist material) is formed on the substrate 200 to cover the first region 100 a (i.e., the high-voltage area 200 H and the medium-voltage area 200 M) and a portion of the second region 100 b (i.e., the low-voltage area 200 L) to expose a portion of the low-voltage area 200 L. Therefore, the first mask layer 121 and the dielectric layer 140 in the second region 100 b (i.e., the low-voltage area 200 L) are exposed from the mask layer 170 .
  • an ion implantation process P 2 is performed in the low-voltage area 200 L through the mask layer 170 to form multiple doped regions (not shown) in the fin-shaped structures 224 under the first mask layer 121 .
  • the doped regions may be used as source/drain regions of subsequently formed transistors.
  • a gate dielectric layer 253 is formed in the medium-voltage area 200 M.
  • a mask layer 180 for example, including silicon nitride
  • the mask layer 180 has an opening 182 corresponding to the middle-voltage area 200 M of the substrate 200 to expose the first mask layer 121 and the shallow trench isolation structures 243 in the middle-voltage area 200 M.
  • An ion implantation process P 3 is performed on the medium-voltage area 200 M through the mask layer 180 to form a doped region 251 in the substrate 200 , as shown in FIG. 12 . Then, the first mask layer 121 in the middle-voltage area 200 M is removed, and an oxidation process is performed through the mask layer 180 to form a gate dielectric layer 253 and define a plane 205 , as shown in FIG. 13 .
  • the gate dielectric layer 253 is formed on the plane 205 and has a thickness T 2 , for example, about 200 angstroms, and a width W 2 , for example, about 10 micrometers, but not limited thereto.
  • top surface 253 a of the gate dielectric layer 253 in the medium-voltage area 200 M may be coplanar with the top surface 233 a of the gate dielectric layer 233 in the high-voltage area 200 H, as shown in FIG. 13 .
  • a gate dielectric layer 263 is formed in the low-voltage area 200 L.
  • a mask layer 190 for example, including a photoresist material is formed on the substrate 200 to cover the first region 100 a (i.e., the high-voltage area 200 H and the medium-voltage area 200 M) and to expose the second region 100 b (i.e., the low-voltage area 200 L).
  • an etching process E 3 such as a SiCoNi etching process is performed to completely remove the first mask layer 121 in the second region 100 b (i.e., the low-voltage area 200 L), and to partially remove the dielectric layer 140 filling in the trenches 222 and 226 . Therefore, the shallow trench isolation structures 242 in the low-voltage area 200 L are formed through the etching process E 3 , and a fin portion 224 a of each fin-shaped structure 224 protrudes from the surface of the shallow trench isolation structure 242 and is exposed, as shown in FIG. 15 .
  • the fin portion 224 a has a height H 3 , for example, about 300 angstroms to about 500 angstroms, preferably equal to the height difference H 1 of the bulk substrate 100 between the first region 100 a and the second region 100 b , but not limited thereto.
  • the bottom of the fin portion 224 a may be coplanar with both the top surface 253 a of the gate dielectric layer 253 in the medium-voltage area 200 M and the top surface 233 a of the gate dielectric layer 233 in the high-voltage area 200 H, as shown in FIG. 15 , but not limited to this.
  • another oxidation process is performed to forma gate dielectric layer 263 on the surface of the fin portion 224 a of each fin-shaped structure 224 .
  • deposition and patterning processes are sequentially performed to form gate electrodes 235 , 255 , and 265 on the substrate 200 respectively, so that a transistor 230 , a transistor 250 , and a transistor 260 are simultaneously formed in the high-voltage area 200 H, the medium-voltage area 200 M, and the low-voltage area 200 L of the substrate 200 , respectively, to complete a semiconductor device 300 of the first embodiment of the present disclosure.
  • the gate electrode 235 is formed on the gate dielectric layer 233
  • the gate electrode 255 is formed on the gate dielectric layer 253
  • the gate electrode 265 is formed on the fin-shaped structures 224 and crossing the fin portions 224 a.
  • the semiconductor device 300 includes the transistor 230 and the shallow trench isolation structures 241 disposed in the high-voltage area 200 H, the transistor 250 and the shallow trench isolation structures 243 disposed in the medium-voltage area 200 M, and the transistor 260 and the shallow trench isolation structures 242 disposed in the low-voltage area 200 L.
  • the shallow trench isolation structures 241 disposed in the high-voltage area 200 H, the shallow trench isolation structures 243 disposed in the medium-voltage area 200 M, and the shallow trench isolation structures 242 disposed in the low-voltage area 200 L may have the top surfaces coplanar with each other, and the same depth as each other.
  • the transistor 230 further includes the gate dielectric layer 233 disposed on the plane 203 , and the gate electrode 235 disposed on the gate dielectric layer 233 , where the gate electrode 235 has a relatively large width W 3 to completely cover the underlying gate dielectric layer 233 (width W 1 ), and partially crosses the shallow trench isolation structures 241 on two sides of the gate dielectric layer 233 .
  • the transistor 230 also includes the doped regions 231 , which are used as the source/drain regions of the transistor 230 and are isolated from the gate structure (i.e., the gate dielectric layer 233 and the gate electrode 235 ) of the transistor 230 through the shallow trench isolation structures 241 .
  • the transistor 250 further includes the gate dielectric layer 253 disposed on the plane 205 , and the gate electrode 255 disposed on the gate dielectric layer 253 , where two sides of the transistor 250 are isolated from the adjacent high-voltage area 200 H and the adjacent low-voltage area 200 L through the shallow trench isolation structures 243 .
  • the transistor 260 further includes the gate dielectric layer 263 disposed above the fin-shaped structures 224 and the gate electrode 265 , where the fin-shaped structures 224 protrude from the plane 204 of the substrate 200 .
  • source/drain regions of the transistor 260 are not specifically shown in the drawings of this embodiment, those skilled in the art should easily understand that the source/drain regions are located in the fin-shaped structures 224 and on two opposite sides of the gate electrode 265 while viewed in a top view.
  • the gate dielectric layer 233 of the transistor 230 in the high-voltage area 200 H and the gate dielectric layer 253 of the transistor 250 in the medium-voltage area 200 M both have relatively large thicknesses T 1 and T 2 , so as to withstand relatively high withstand voltages, and are used as a high-voltage component and a medium-voltage component of the semiconductor device 300 , respectively.
  • T 1 is greater than the thickness T 2
  • the plane 205 is higher than the plane 203 , so that the top surface 233 a of the gate dielectric layer 233 and the top surface 253 a of the gate dielectric layer 253 may still be coplanar with each other.
  • the gate dielectric layer 233 of the transistor 230 and the gate dielectric layer 253 of the transistor 250 both are partially buried in the shallow trench isolation structures 241 and 243 , so that the top surface 233 a of the gate dielectric layer 233 and the top surface 253 a of the gate dielectric layer 253 may be coplanar with the top surfaces of the shallow trench isolation structures 241 , 243 .
  • the topmost surface of the gate electrode 235 in the high-voltage area 200 H and the topmost surface of the gate electrode 255 in the medium-voltage area 200 M may also be coplanar with the topmost surface of the gate electrode 265 crossing the top of the fin-shaped structures 224 , as shown in FIG. 16 .
  • the fabrication method of this embodiment is to embed a portion of the transistor 230 in the high-voltage area 200 H and a portion of the transistor 250 in the medium-voltage area 200 M (i.e., the gate dielectric layers 233 , 253 ) in the substrate 200 , thereby being coplanar with the bottom of the fin portion 224 a of the transistor 260 in the low-voltage area 200 L. Therefore, it avoids the relatively large thicknesses T 1 and T 2 of the gate dielectric layers 233 , 253 to produce significant height differences between different regions of the substrate 200 , especially the height differences of the gate electrodes 235 , 255 , 265 in different regions.
  • the fabrication method of this embodiment avoids the load effect induced by the height difference between the gates, and the process impact on the chemical mechanical polishing process or the replacement of metal gate (RMG) process by the height difference between the gates. Therefore, the fabrication method of this embodiment integrates the processes of forming high-voltage components, medium-voltage components, and low-voltage components together, thereby forming the semiconductor device 300 having high-voltage components, medium-voltage components, and low-voltage components under the premise of simplified processes.
  • the semiconductor device 300 formed by the fabrication method of this embodiment includes the transistors 230 , 250 , 260 and the shallow trench isolation structures 241 , 243 , 242 disposed in different regions, thereby being suitable for different voltage ranges.
  • the transistor 230 disposed in the high-voltage area 200 H, the transistor 250 disposed in the medium-voltage area 200 M, and the transistor 260 disposed in the low-voltage area 200 L may have the top surfaces coplanar with each other.
  • the shallow trench isolation structures 241 disposed in the high-voltage area 200 H, the shallow trench isolation structures 243 disposed in the medium-voltage area 200 M, and the shallow trench isolation structures 242 disposed in the low-voltage area 200 L may have the same depth as each other. Therefore, more optimized performances of the semiconductor device are achieved.
  • the semiconductor devices and the methods of fabricating the same of the present disclosure may also have other aspects, which are not limited to the aforementioned descriptions.
  • the following will further describe other embodiments or variations of the semiconductor devices and the fabrication methods thereof.
  • the following description mainly focuses on the differences between the embodiments, and the similarities between the embodiments are not repeated.
  • the same elements in the various embodiments of the present disclosure are labeled with the same reference numerals to facilitate comparison between the various embodiments.
  • the thickness of the gate dielectric layer in the high-voltage area 200 H may be further increased. In this way, the durability of the high-voltage components is improved to obtain better performance.
  • FIG. 17 is a schematic cross-sectional view of a semiconductor device 400 of a second embodiment of the present disclosure.
  • the structure of the semiconductor device 400 in this embodiment is substantially the same as that of the semiconductor device 300 in the aforementioned first embodiment, and also includes a substrate 200 (including a high-voltage area 200 H, a medium-voltage area 200 M, and a low-voltage area 200 L), transistors 250 , 260 , and shallow trench isolation structures 241 , 242 , 243 , etc., the same is not repeated here.
  • a transistor 430 disposed in the high-voltage area 200 H has a gate dielectric layer 433 with a relatively larger thickness T 3 .
  • the transistor 430 further includes the gate dielectric layer 433 disposed on the plane 203 , and a gate electrode 435 disposed on the gate dielectric layer 433 , where a portion of the gate dielectric layer 433 (i.e., the upper half portion) protrudes from the substrate 200 . Therefore, the top surface 433 a of the gate dielectric layer 433 is higher than the top surface of the shallow trench isolation structure 431 , as shown in FIG. 17 .
  • the top surface 433 a of the gate dielectric layer 433 may be coplanar with the top surface of the fin portion 224 a (i.e., the topmost surface of the fin-shaped structure 224 ) in the low-voltage area 200 L, but not limited thereto.
  • the subsequently formed gate electrode 435 may wrap around the outside of the portion of the gate dielectric layer 433 and have an inverted U-shape.
  • the semiconductor device 400 of this embodiment also includes the transistor 430 and the shallow trench isolation structures 241 disposed in the high-voltage area 200 H, the transistor 250 and the shallow trench isolation structures 243 disposed in the medium-voltage area 200 M, and the transistor 260 and the shallow trench isolation structures 242 disposed in the low-voltage area 200 L.
  • the topmost surface of the gate electrode 435 in the high-voltage area 200 H, the topmost surface of the gate electrode 255 in the medium-voltage area 200 M, and the topmost surface of the gate electrode 265 in the low-voltage area 200 L are also coplanar with each other to avoid problems such as load effect. Therefore, the semiconductor device 400 of the present embodiment is also formed under the premise of simplified process, and has good device performances.
  • FIG. 18 and FIG. 19 are schematic diagrams of a semiconductor device 500 of a third embodiment of the present disclosure.
  • the structure of the semiconductor device 500 in this embodiment is substantially the same as that of the semiconductor device 300 in the aforementioned first embodiment, and also includes a substrate 200 (including a high-voltage area 200 H, a medium-voltage area 200 M, and a low-voltage area 200 L), transistors 230 , 250 , 260 and shallow trench isolation structures 241 , 242 , 243 , etc., the same is not repeated here.
  • a protective structure (pick-up) 501 is further disposed in the substrate 200 to surround the high-voltage area 200 H and the transistor 230 .
  • the protective structure 501 includes, for example, a doped region located in the substrate 200 and between the high-voltage area 200 H and the medium-voltage area 200 M.
  • the dopants of the doped region preferably have different conductivity type from that of the doped regions 231 .
  • the top surface of the protective structure 501 is, for example, coplanar with the top surface of the first mask layer 121 in the high-voltage area 200 H, but not limited thereto.
  • FIG. 18 the top view shown in FIG.
  • the protective structure 501 may include a first portion 501 a extending in a first direction D 1 and a second portion 501 b extending in a second direction D 2 to surround the high-voltage area 200 H and transistor 230 as a whole.
  • the first portion 501 a of the protective structure 501 may be located between the high-voltage area 200 H and the medium-voltage area 200 M, and between the doped region 231 and the doped region 251 .
  • the transistor 230 is disposed in the high-voltage area 200 H, and includes two doped regions 231 , a gate electrode 235 , and a gate dielectric layer 233 that are parallel to each other and extending in the first direction D 1 .
  • shallow trench isolation structures 241 are disposed in the doped regions 231 to isolate the gate electrode 235 and the gate dielectric layer 233 disposed between the two doped regions 231 by the shallow trench isolation structures 241 .
  • the gate electrode 235 completely covers the underlying gate dielectric layer 233 and partially covers the doped regions 231 on two sides of the gate dielectric layer 233 , so that the doped regions 231 are used as the source/drain regions of the transistor 230 .
  • the transistor 250 is disposed in the medium-voltage area 200 M, and includes a doped region 251 , a gate dielectric layer 253 , and a gate electrode 255 that are parallel to each other and extending in the first direction D 1 .
  • the gate electrode 255 only partially covers the underlying gate dielectric layer 253 and the doped region 251 , so that a portion of the doped region 251 is exposed from two sides of the gate electrode 255 and the gate dielectric layer 253 , and used as the source/drain regions of the transistor 250 .
  • the transistor 260 is disposed in the low-voltage area 200 L, and includes fin-shaped structures 224 and a gate electrode 265 .
  • the fin-shaped structures 224 are parallel to each other and extend in the first direction Dl.
  • the gate electrode 265 extends in a second direction D 2 perpendicular to the first direction D 1 to cross the fin-shaped structures 224 .
  • the transistor 260 further includes multiple doped regions 261 in the fin-shaped structures 224 and located on two opposite sides of the gate electrode 265 to be used as the source/drain regions of the transistor 260 .
  • the semiconductor device 500 of this embodiment also includes the transistor 230 and the shallow trench isolation structures 241 disposed in the high-voltage area 200 H, the transistor 250 and the shallow trench isolation structures 243 disposed in the medium-voltage area 200 M, and the transistor 260 and the shallow trench isolation structures 242 disposed in the low-voltage area 200 L.
  • the topmost surfaces of the transistor 230 , the transistor 250 , and the transistor 260 are coplanar with each other.
  • the top surfaces of the shallow trench isolation structures 241 , the shallow trench isolation structures 243 , and the shallow trench isolation structures 242 are also coplanar with each other to have the same depth as each other. Therefore, the semiconductor device 500 has good device performances.
  • the semiconductor devices of the present disclosure integrate the processes of forming high-voltage components, medium-voltage components, and low-voltage components, thereby simultaneously forming high-voltage transistors in the high-voltage area, medium-voltage transistors in the medium-voltage area, and low-voltage transistors in the low-voltage area of the semiconductor devices under simplified processes.
  • the high-voltage transistors and the medium-voltage transistors are partially embedded in the substrate to be coplanar with the bottom or the top surface of the fin portion of the low-voltage transistors.
  • the high-voltage transistors, the medium-voltage transistors, and the low-voltage transistors may have coplanar top surfaces to avoid forming shallow trench isolation structures with different depths, or to avoid serious load effect in the subsequent processes.
  • the shallow trench isolation structures located in the high-voltage area, the medium-voltage area, and the low-voltage area, respectively have the same depth, so that the top surfaces of the gate dielectric layers of the high-voltage transistor and the medium-voltage transistor are optionally coplanar with the top surface of the shallow trench isolation structures, thereby improving the performances of the semiconductor devices.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)

Abstract

A semiconductor device includes a substrate, a first transistor, a second transistor and a third transistor. The substrate includes a high-voltage (HV) area, a medium-voltage (MV) area, and a low-voltage (LV) area. The first transistor is disposed in the HV area and includes a first gate dielectric layer and a first gate electrode. The second transistor is disposed in the LV area and includes a plurality of fin-shaped structures and a second gate electrode. The third transistor is disposed in the MV area and includes a third gate dielectric layer and a third gate electrode. The topmost surfaces of the first gate electrode, the second gate electrode and the third gate electrode are coplanar with each other.

Description

    BACKGROUND OF THE INVENTION 1. Field of the Invention
  • The present disclosure relates generally to a semiconductor device and a method of fabricating the same, and more particularly to a semiconductor device including high-voltage (HV) components, medium-voltage (MV) components, and low-voltage (LV) components together and a method of fabricating the same.
    • 2. Description of the Prior Art
  • According to the current semiconductor technology, it is able to integrate control circuits, memories, low-voltage operating circuits, and high-voltage operating circuits and components on a single chip together, thereby reducing costs and improving operating efficiency. High-voltage components such as vertical double-diffusion metal-oxide-semiconductor (VDMOS), insulated gate bipolar transistor (IGBT), lateral-diffusion metal-oxide-semiconductor (LDMOS), etc. fabricated in a chip are used in various applications due to their better power switching efficiency. Those skilled in the art should know that the aforementioned high-voltage components are often required to withstand higher breakdown voltages and operate at lower resistance values.
  • In addition, as the size of semiconductor components becomes smaller and smaller, there are many improvements in the process steps of forming transistors to fabricate transistors with small volume and high quality. For example, non-planar field effect transistors, such as fin field effect transistors (FinFETs), have replaced planar field effect transistors as the current mainstream development trend. However, as the size of devices continues to decrease, it becomes more difficult to dispose high-voltage components and fin field effect transistors on the same semiconductor device together, and the processes of forming the semiconductor device also faces many limitations and challenges.
    • SUMMARY OF THE INVENTION
  • An object of the present disclosure is to provide a semiconductor device, where a high-voltage component and a medium-voltage component are partially embedded in a substrate until they are on the same level with the bottom surface or the top surface of a fin portion of a low-voltage component. Therefore, the topmost surfaces of the high-voltage component, the medium-voltage component, and the low-voltage component are on the same level with each other to avoid forming shallow trench isolation structures with different depths, or to avoid serious loading effect in the subsequent processes, which is helpful to improve the overall performance of the semiconductor device.
  • An object of the present disclosure is to provide a method of fabricating a semiconductor device, which integrates the processes of forming a high-voltage component, a medium-voltage component, and a low-voltage component, so that the high-voltage component, the medium-voltage component, and the low-voltage component are simultaneously formed under the premise of simplified processes. In addition, the top surfaces of the high-voltage component, the medium-voltage component, and the low-voltage component formed thereby are on the same level with each other, so as to avoid forming shallow trench isolation structures with large differences in depth, or to avoid serious load effect in the subsequent processes.
  • To achieve the aforementioned objects, the present disclosure provides a semiconductor device that includes a substrate, a first transistor, a second transistor, and a third transistor. The substrate includes a high-voltage area, a medium-voltage area, and a low-voltage area. The first transistor is disposed in the high-voltage area, and includes a first gate dielectric layer disposed on a first plane of the substrate, and a first gate electrode disposed on the first gate dielectric layer. The second transistor is disposed in the low-voltage area, and includes a plurality of fin-shaped structures protruding from a second plane of the substrate, and a second gate electrode crossing the fin-shaped structures. The third transistor is disposed in the medium-voltage area, and includes a third gate dielectric layer disposed on a third plane of the substrate, and a third gate electrode disposed on the third gate dielectric layer. The topmost surface of the first gate electrode, the topmost surface of the second gate electrode, and the topmost surface of the third gate electrode are coplanar with each other.
  • To achieve the aforementioned objects, the present disclosure provides a semiconductor device that includes a substrate, two first doped regions, a first gate electrode, a second doped region, a second gate electrode, a plurality of fin-shaped structures, a third gate electrode, and a plurality of shallow trench isolation structures. The substrate includes a high-voltage area, a medium-voltage area, and a low-voltage area. The first doped regions are disposed in the substrate and located in the high-voltage area. The first doped regions are parallel to each other and extend along a first direction. The first gate electrode is disposed on the substrate and located in the high-voltage area, and is also disposed between the first doped regions. The second doped region is disposed in the substrate and located in the middle-voltage area. The second doped region extends along the first direction. The second gate electrode is disposed on the substrate and located in the middle-voltage area. The second gate electrode partially covers the second doped region. The fin-shaped structures are disposed in the substrate and located in the low-voltage area. The fin-shaped structures are parallel to each other and extend along the first direction. The third gate electrode is disposed on the substrate and located in the low-voltage area. The third gate electrode extends in a second direction perpendicular to the first direction and crosses the fin-shaped structures. The shallow trench isolation structures are disposed in the substrate to respectively surround the first doped regions, the second doped region, and the fin-shaped structures.
  • To achieve the aforementioned objects, the present disclosure provides a method of fabricating a semiconductor device, which includes the following steps. First, a substrate is provided. The substrate includes a high-voltage area, a medium-voltage area, and a low-voltage area. Then, a first transistor is formed in the high-voltage area, where the first transistor includes a first gate dielectric layer formed on a first plane of the substrate, and a first gate electrode formed on the first gate dielectric layer. Next, a second transistor is formed in the low-voltage area, where the second transistor includes a plurality of fin-shaped structures protruding from a second plane of the substrate, and a second gate electrode crossing the fin-shaped structures. Afterwards, a third transistor is formed in the middle-voltage area, where the third transistor includes a third gate dielectric layer formed on a third plane of the substrate, and a third gate electrode formed on the third gate dielectric layer. The topmost surface of the first gate electrode, the topmost surface of the second gate electrode, and the topmost surface of the third gate electrode are coplanar with each other.
  • These and other objectives of the present invention will no doubt become obvious to those of ordinary skill in the art after reading the following detailed description of the preferred embodiment that is illustrated in the various figures and drawings.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • Aspects of the present disclosure are best understood from the following detailed description when read with the accompanying figures. It is noted that, in accordance with the standard practice in the industry, various features may not be drawn to scale. In fact, the dimensions of the various features may be arbitrarily increased or reduced for clarity of discussion.
  • FIG. 1 to FIG. 16 illustrates schematic diagrams of a method of fabricating a semiconductor device according to a first embodiment of the present disclosure, in which:
  • FIG. 1 is a schematic cross-sectional view of a semiconductor device after an oxidation treatment process;
  • FIG. 2 is a schematic cross-sectional view of a semiconductor device after an etching process;
  • FIG. 3 is a schematic cross-sectional view of a semiconductor device after a mask pattern is formed;
  • FIG. 4 is a schematic cross-sectional view of a semiconductor device after fin-shaped structures are formed;
  • FIG. 5 is a schematic cross-sectional view of a semiconductor device after a fin cut process;
  • FIG. 6 is a schematic cross-sectional view of a semiconductor device after a dielectric layer is formed;
  • FIG. 7 is a schematic cross-sectional view of a semiconductor device after an etching process;
  • FIG. 8 is a schematic cross-sectional view of a semiconductor device after an ion implantation process;
  • FIG. 9 is a schematic cross-sectional view of a semiconductor device after a mask structure is formed to expose a high-voltage area;
  • FIG. 10 is a schematic cross-sectional view of a semiconductor device after a gate dielectric layer is formed in the high-voltage area;
  • FIG. 11 is a schematic cross-sectional view of a semiconductor device after another ion implantation process;
  • FIG. 12 is a schematic cross-sectional view of a semiconductor device after further another ion implantation process;
  • FIG. 13 is a schematic cross-sectional view of a semiconductor device after a gate dielectric layer is formed in a medium-voltage area;
  • FIG. 14 is a schematic cross-sectional view of a semiconductor device after an etching process is performed in a low-voltage area;
  • FIG. 15 is a schematic cross-sectional view of a semiconductor device after a gate dielectric layer is formed in the low-voltage area; and
  • FIG. 16 is a schematic cross-sectional view of a semiconductor device after a gate electrode is formed.
  • FIG. 17 is a schematic cross-sectional view of a semiconductor device according to a second embodiment of the present disclosure.
  • FIG. 18 to FIG. 19 illustrates schematic diagrams of a semiconductor device according to a third embodiment of the present disclosure, in which:
  • FIG. 18 is a schematic cross-sectional view of the semiconductor device of the third embodiment; and
  • FIG. 19 is a schematic top view of the semiconductor device of the third embodiment.
    •  DETAILED DESCRIPTION
  • The present disclosure may be understood by reference to the following detailed description, taken in conjunction with the drawings as described below. It should be noted that the technical features in different embodiments described in the following may be replaced, recombined, or mixed with one another to constitute another embodiment without departing from the spirit of the present disclosure.
  • Although the disclosure is described with respect to specific embodiments, the principles of the invention, as defined by the claims appended herein, can obviously be applied beyond the specifically described embodiments of the disclosure described herein. Moreover, in the description of the present disclosure, certain details have been left out in order to not obscure the inventive aspects of the disclosure. The details left out are within the knowledge of a person of ordinary skill in the art.
  • The present disclosure relates to a method of fabricating a semiconductor device, which integrates the fabrication methods of a high-voltage (HV) component, a medium-voltage (MV) component, and a low-voltage (LV) component. The high-voltage component may refer to semiconductor transistors with an initial voltage between 10 volts (V) and 20 volts, the medium-voltage component may refer to semiconductor transistors with an initial voltage between 5 volts and 10 volts, and the low-voltage component may refer to semiconductor transistors with an initial voltage between 0.5 volt and 1 volt, but not limited thereto. Please refer to FIG. 1 to FIG. 16 , which are schematic diagrams of a method of fabricating a semiconductor device according to a first embodiment of the present disclosure.
  • First, referring to FIG. 1 , a bulk substrate 100 is provided, which includes, for example, a silicon substrate, an epitaxial silicon substrate, a silicon-containing substrate, or a silicon- on-insulator (SOI) substrate, but not limited thereto. The bulk substrate 100 has at least a first region 100 a and a second region 100 b, where the two regions are, for example, disposed adjacent to each other, as shown in FIG. 1 . However, in another embodiment, other regions may be further disposed between the first region 100 a and the second region 100 b of the bulk substrate 100.
  • Next, a mask structure 110 is formed on the bulk substrate 100 to cover a surface 102 of the second region 100 b and to expose the first region 100 a. In addition, an oxidation treatment process, such as a thermal oxidation process, is performed through the mask structure 110. The mask structure 110 includes, for example, a first mask layer 111 (for example, including silicon oxide) and a second mask layer 113 (for example, including silicon nitride) stacked from bottom to top in sequence, but not limited thereto. It should be noted that during the thermal oxidation process, oxygen is introduced into the exposed first region 100 a to perform oxidation reaction, so that a portion 101 of the bulk substrate 100 (for example, including silicon) may react with oxygen to form an oxide layer 101 a (for example, including silicon oxide) with a relatively large volume. The portion 101 of the bulk substrate 100 has a height H1, for example, about 300 angstroms (Å) to about 500 angstroms (Å), but not limited thereto. Therefore, a portion of the oxide layer 101 a may be embedded in the bulk substrate 100, and another portion of the oxide layer 101 a may protrude from the topmost surface 102 of the bulk substrate 100, as shown in FIG. 1 .
  • As shown in FIG. 2 , after the mask structure 110 is removed, an etching process is optionally performed to completely remove the oxide layer 101 a, so that the bulk substrate 100 has a relatively low surface 103 in the first region 100 a. In other words, by removing the oxide layer 101 a, there is a significant height difference H1 of the bulk substrate 100 between the topmost surface 103 in the first region 100 a and the topmost surface 102 in the second region 100 b, for example, about 300 angstroms to about 500 angstroms, but not limited thereto. Then, as shown in FIG. 3 to FIG. 4 , multiple fin-shaped structures 224 are formed in the second region 100 b of the bulk substrate 100 through a self-aligned double patterning (SADP) process or a self-aligned reverse patterning (SARP) process.
  • In detail, the method of forming the fin-shaped structures 224 includes, but is not limited to, the following steps. First, a mask structure 120 is formed on the bulk substrate 100 to cover the topmost surface 103 in the first region 100 a and the topmost surface 102 in the second region 100 b overall. Then, a sacrificial layer 131 is formed in the first region 100 a to cover the first region 100 a overall, and multiple patterned sacrificial layers (not shown) are formed in the second region 100 b and on the mask structure 120 through photolithography and etching processes. The mask structure 120 includes, for example, a first mask layer 121 (for example, including silicon oxide), a second mask layer 123 (for example, including silicon nitride), and a third mask layer 125 (for example, including silicon oxide) stacked from bottom to top in sequence, but not limited thereto. Then, deposition and etching processes are sequentially performed to form sidewall spacers 133 on the sidewalls of the sacrificial layer 131, and to form sidewall spacers (not shown) on the sidewalls of each patterned sacrificial layer. Subsequently, a mask layer (not shown) is formed to cover the sacrificial layer 131 and the sidewall spacers 133 in the first region 100 a, and the patterned sacrificial layers in the second region 100 b are removed through the mask layer. Then, another etching process is performed through the sidewall spacers in the second region 100 b, so that the pattern of the sidewall spacers is transferred to the underlying mask structure 120 to form multiple openings 120 a penetrating through the third mask layer 125 and the second mask layer 123, and multiple mask patterns 120 b are defined at the same time, as shown in FIG. 3 . In addition, after the mask patterns 120 b are formed, the mask layer maybe completely removed to expose the patterned sacrificial layers 131 and the sidewall spacers 133 in the first region 100 a.
  • As shown in FIG. 4 , another etching process is performed to transfer the pattern of the mask pattern 120 b in the second region 100 b to the underlying substrate 200 to form multiple shallow trenches 222 in the second region 100 b. Meanwhile, multiple fin-shaped structures 224 and the plane 204 between the fin-shaped structures 224 are defined. Moreover, during the another etching process, the patterned sacrificial layers 131 and the sidewall spacers 133 in the first region 100 a may be removed together, and the mask structure 120 in the first region 100 a has not been etched, and still completely covers the bulk substrate 100, as shown in FIG. 4 . In one embodiment, before forming the fin-shaped structures 224, a doped region 210 and a doped region 220 are formed in the first region 100 a and the second region 100 b of the bulk substrate 100, respectively. The doped region 210, for example, extends downward from the topmost surface 103 in the first region 100 a to the interior of the bulk substrate 100. The doped region 220 is completely embedded in the interior of the bulk substrate 100, and not exposed from the topmost surface 102 in the second region 100 b, as shown in FIG. 3 . It should be noted that the fin-shaped structures 224 and the plane 204 are both located above the doped region 220, and each fin-shaped structure 224 protrudes from the plane 204 and does not directly contact the underlying doped region 220, as shown in FIG. 4 .
  • Afterwards, as shown in FIG. 5 , a fin cut process is performed. Another mask layer (not shown) is formed on the bulk substrate 100, and an etching process is performed through this another mask layer to form multiple trenches 226 in the second region 100 b, and to remove a portion of the fin-shaped structures 224 at the same time. In addition, multiple trenches 211, 213 are formed in the first region 100 a at the same time, which pass through the mask structure 120 and a portion of the bulk substrate 100 to form a substrate 200, as shown in FIG. 5 . Under this arrangement, the second region 100 b maybe used as a low-voltage area 200L of the substrate 200 for forming low-voltage components, such as semiconductor transistors suitable for low-voltage operation. Moreover, the first region 100 a may be further divided into a high-voltage area 200H and a medium-voltage area 200M of the substrate 200 for forming high-voltage components and medium-voltage components, respectively. The high-voltage area 200H, the medium-voltage area 200M, and the low-voltage area 200L may be areas for transistors with the same conductivity type or different conductivity types, for example, are respectively a PMOS transistor area and/or an NMOS transistor area, but not limited thereto. It should be noted that the trenches 211 are formed in the high-voltage area 200H and the trench 213 is formed in the medium-voltage area 200M.
  • As shown in FIG. 6 , deposition and chemical mechanical polishing/planarization (CMP) processes are sequentially performed to form a dielectric layer 140 to fill up the trenches 211, 213 in the first region 100 a (i.e., the high-voltage area 200H and the medium-voltage area 200M) and the trenches 226, 222 in the second region 100 b (i.e., the low-voltage area 200L). The method of forming the dielectric layer 140 includes, but is not limited to, the following steps. First, a dielectric material (not shown) is deposited to completely cover the mask structure 120 in the first region 100 a (i.e., the high-voltage area 200H and the medium-voltage area 200M) and the second region 100 b (i.e., the low-voltage area 200L). Then, the second mask layer 123 in the second region 100 b (i.e., the low-voltage area 200L) is used as an etch stop layer to partially remove the dielectric material and the third mask layer 125 in the second region 100 b, so that the top surface of the dielectric layer 140 is coplanar with the top surface of the second mask layer 123 in the second region 100 b (i.e., the low-voltage area 200L), and is higher than the top surface of the mask structure 120 in the first region 100 a (i.e., the high-voltage area 200H and the medium-voltage area 200M), as shown in FIG. 6 . In other words, the dielectric layer 140 may completely cover the mask structure 120 in the first region 100 a (i.e., the high-voltage area 200H and the medium-voltage area 200M), but only partially covers the second mask layer 123 in the second region 100 b (i.e., the low-voltage area 200L).
  • As shown in FIG. 7 , a mask layer 150 is formed on the substrate 200 to cover the second region 100 b (i.e., the low-voltage area 200L), and an etching process E1 is performed to partially remove the mask structure 120 and the dielectric layer 140 in the first region 100 a (i.e., the high-voltage area 200H and the medium-voltage area 200M) through the mask layer 150, where the third mask layer 125 in the first region 100 a (i.e., the high-voltage area 200H and the medium-voltage area 200M) is removed. After this process step, the top surface of the dielectric layer 140 in the first region 100 a (i.e., the high-voltage area 200H and the medium-voltage area 200M) is coplanar with the top surface of the second mask layer 123 in the first region 100 a, and the top surface of the dielectric layer 140 in the second region 100 b (i.e., the low-voltage area 200L) is also coplanar with the top surface of the second mask layer 123 in the second region 100 b. Meanwhile, the top surface 140 a of the dielectric layer 140 in the first region 100 a (i.e., the high-voltage area 200H and the medium-voltage area 200M) and the top surface 140 b of the dielectric layer 140 in the second region 100 b (i.e., the low-voltage area 200L) have a significant height difference H2, as shown in FIG. 7 .
  • As shown in FIG. 8 , the second mask layer 123 in the first region 100 a (i.e., the high-voltage area 200H and the medium-voltage area 200M) and the second mask layer 123 in the second region 100 b (i.e., the low-voltage area 200L) are simultaneously removed to expose the underlying first mask layer 121. Meanwhile, the dielectric layer 140 in the first region 100 a (i.e., the high-voltage area 200H and the medium-voltage area 200M) and the dielectric layer 140 in the second region 100 b (i.e., the low-voltage area 200L) are also partially removed simultaneously, so that shallow trench isolation structures 241 and 243 filling up the trenches 211 and 213 in the high-voltage area 200H and the medium-voltage area 200M, respectively, are formed as shown in FIG. 8 . Then, in a preferred embodiment, an ion implantation process P1 is performed in the high-voltage area 200H while covered by the first mask layer 121 to form two doped regions 231. It should be noted that the doped regions 231 are formed in the doped region 210 and surround around the shallow trench isolation structures 241, as shown in FIG. 8 .
  • As shown in FIG. 9 to FIG. 10 , a gate dielectric layer 233 is formed in the high-voltage area 200H. First, a mask structure 160 is formed on the substrate 200 to cover a portion of the first region 100 a (i.e., the high-voltage area 200H and the medium-voltage area 200M) and the second region 100 b (i.e., the low-voltage area 200L). The mask structure 160 includes, for example, a first mask layer 161 (including silicon nitride) and a second mask layer 163 (including photoresist material) that are stacked from bottom to top in sequence, but not limited thereto. It should be noted that the mask structure 160 has an opening 162 to partially expose the substrate 200 (including the first doped region 210 and the third doped regions 231) and the shallow trench isolation structures 241 in the high-voltage area 200H. Then, an etching process E2 is performed to partially remove the exposed substrate 200 (including the doped region 210 and the doped regions 231) through the mask structure 160 to form a plane 203 that is located between two adjacent shallow trench isolation structures 241, as shown in FIG. 9 . Afterwards, an oxidation process or a deposition process is performed on the plane 203 to form a gate dielectric layer 233, as shown in FIG. 10 . It should be noted that the gate dielectric layer 233 has a relatively large thickness T1, for example, about 700 angstroms to about 800 angstroms. Therefore, the topmost surface 233 a of the gate dielectric layer 233 may be coplanar with the top surfaces of the shallow trench isolation structures 241, 243, but not limited thereto. In addition, the gate dielectric layer 233 may also have a relatively large width W1, for example, about 50 micrometers, and may contact the underlying doped region 210 and the underlying doped regions 231.
  • As shown in FIG. 11 , after the mask structure 160 is completely removed, a mask layer 170 (for example, including a photoresist material) is formed on the substrate 200 to cover the first region 100 a (i.e., the high-voltage area 200H and the medium-voltage area 200M) and a portion of the second region 100 b (i.e., the low-voltage area 200L) to expose a portion of the low-voltage area 200L. Therefore, the first mask layer 121 and the dielectric layer 140 in the second region 100 b (i.e., the low-voltage area 200L) are exposed from the mask layer 170. Then, an ion implantation process P2 is performed in the low-voltage area 200L through the mask layer 170 to form multiple doped regions (not shown) in the fin-shaped structures 224 under the first mask layer 121. The doped regions may be used as source/drain regions of subsequently formed transistors.
  • Next, as shown in FIG. 12 to FIG. 13 , a gate dielectric layer 253 is formed in the medium-voltage area 200M. First, after the mask layer 170 is completely removed, a mask layer 180 (for example, including silicon nitride) is formed on the substrate 200 to cover the second region 100 b (i.e., the low-voltage area 200L) and the high-voltage area 200H. The mask layer 180 has an opening 182 corresponding to the middle-voltage area 200M of the substrate 200 to expose the first mask layer 121 and the shallow trench isolation structures 243 in the middle-voltage area 200M. An ion implantation process P3 is performed on the medium-voltage area 200M through the mask layer 180 to form a doped region 251 in the substrate 200, as shown in FIG. 12 . Then, the first mask layer 121 in the middle-voltage area 200M is removed, and an oxidation process is performed through the mask layer 180 to form a gate dielectric layer 253 and define a plane 205, as shown in FIG. 13 . The gate dielectric layer 253 is formed on the plane 205 and has a thickness T2, for example, about 200 angstroms, and a width W2, for example, about 10 micrometers, but not limited thereto. It should be noted that the top surface 253 a of the gate dielectric layer 253 in the medium-voltage area 200M may be coplanar with the top surface 233 a of the gate dielectric layer 233 in the high-voltage area 200H, as shown in FIG. 13 .
  • As shown in FIG. 14 to FIG. 15 , a gate dielectric layer 263 is formed in the low-voltage area 200L. First, as shown in FIG. 14 , after the mask layer 180 is removed, a mask layer 190 (for example, including a photoresist material) is formed on the substrate 200 to cover the first region 100 a (i.e., the high-voltage area 200H and the medium-voltage area 200M) and to expose the second region 100 b (i.e., the low-voltage area 200L). Under this arrangement, through the mask layer 190, an etching process E3 such as a SiCoNi etching process is performed to completely remove the first mask layer 121 in the second region 100 b (i.e., the low-voltage area 200L), and to partially remove the dielectric layer 140 filling in the trenches 222 and 226. Therefore, the shallow trench isolation structures 242 in the low-voltage area 200L are formed through the etching process E3, and a fin portion 224 a of each fin-shaped structure 224 protrudes from the surface of the shallow trench isolation structure 242 and is exposed, as shown in FIG. 15 . In this embodiment, the fin portion 224 a has a height H3, for example, about 300 angstroms to about 500 angstroms, preferably equal to the height difference H1 of the bulk substrate 100 between the first region 100 a and the second region 100 b, but not limited thereto. Under this arrangement, the bottom of the fin portion 224 a may be coplanar with both the top surface 253 a of the gate dielectric layer 253 in the medium-voltage area 200M and the top surface 233 a of the gate dielectric layer 233 in the high-voltage area 200H, as shown in FIG. 15 , but not limited to this. Then, another oxidation process is performed to forma gate dielectric layer 263 on the surface of the fin portion 224 a of each fin-shaped structure 224.
  • As shown in FIG. 16 , deposition and patterning processes are sequentially performed to form gate electrodes 235, 255, and 265 on the substrate 200 respectively, so that a transistor 230, a transistor 250, and a transistor 260 are simultaneously formed in the high-voltage area 200H, the medium-voltage area 200M, and the low-voltage area 200L of the substrate 200, respectively, to complete a semiconductor device 300 of the first embodiment of the present disclosure. Where, the gate electrode 235 is formed on the gate dielectric layer 233, the gate electrode 255 is formed on the gate dielectric layer 253, and the gate electrode 265 is formed on the fin-shaped structures 224 and crossing the fin portions 224 a.
  • In detail, the semiconductor device 300 includes the transistor 230 and the shallow trench isolation structures 241 disposed in the high-voltage area 200H, the transistor 250 and the shallow trench isolation structures 243 disposed in the medium-voltage area 200M, and the transistor 260 and the shallow trench isolation structures 242 disposed in the low-voltage area 200L. Where, the shallow trench isolation structures 241 disposed in the high-voltage area 200H, the shallow trench isolation structures 243 disposed in the medium-voltage area 200M, and the shallow trench isolation structures 242 disposed in the low-voltage area 200L may have the top surfaces coplanar with each other, and the same depth as each other.
  • The transistor 230 further includes the gate dielectric layer 233 disposed on the plane 203, and the gate electrode 235 disposed on the gate dielectric layer 233, where the gate electrode 235 has a relatively large width W3 to completely cover the underlying gate dielectric layer 233 (width W1), and partially crosses the shallow trench isolation structures 241 on two sides of the gate dielectric layer 233. In addition, the transistor 230 also includes the doped regions 231, which are used as the source/drain regions of the transistor 230 and are isolated from the gate structure (i.e., the gate dielectric layer 233 and the gate electrode 235) of the transistor 230 through the shallow trench isolation structures 241. In addition, the transistor 250 further includes the gate dielectric layer 253 disposed on the plane 205, and the gate electrode 255 disposed on the gate dielectric layer 253, where two sides of the transistor 250 are isolated from the adjacent high-voltage area 200H and the adjacent low-voltage area 200L through the shallow trench isolation structures 243. The transistor 260 further includes the gate dielectric layer 263 disposed above the fin-shaped structures 224 and the gate electrode 265, where the fin-shaped structures 224 protrude from the plane 204 of the substrate 200. Although the source/drain regions of the transistor 260 are not specifically shown in the drawings of this embodiment, those skilled in the art should easily understand that the source/drain regions are located in the fin-shaped structures 224 and on two opposite sides of the gate electrode 265 while viewed in a top view.
  • In addition, the gate dielectric layer 233 of the transistor 230 in the high-voltage area 200H and the gate dielectric layer 253 of the transistor 250 in the medium-voltage area 200M both have relatively large thicknesses T1 and T2, so as to withstand relatively high withstand voltages, and are used as a high-voltage component and a medium-voltage component of the semiconductor device 300, respectively. It should be noted that although the thickness T1 is greater than the thickness T2, the plane 205 is higher than the plane 203, so that the top surface 233 a of the gate dielectric layer 233 and the top surface 253 a of the gate dielectric layer 253 may still be coplanar with each other. In other words, the gate dielectric layer 233 of the transistor 230 and the gate dielectric layer 253 of the transistor 250 both are partially buried in the shallow trench isolation structures 241 and 243, so that the top surface 233 a of the gate dielectric layer 233 and the top surface 253 a of the gate dielectric layer 253 may be coplanar with the top surfaces of the shallow trench isolation structures 241, 243. Moreover, since the plane 203 and the plane 205 both are higher than the disposed plane 204 of the fin-shaped structures 224, the topmost surface of the gate electrode 235 in the high-voltage area 200H and the topmost surface of the gate electrode 255 in the medium-voltage area 200M may also be coplanar with the topmost surface of the gate electrode 265 crossing the top of the fin-shaped structures 224, as shown in FIG. 16 .
  • The fabrication method of this embodiment is to embed a portion of the transistor 230 in the high-voltage area 200H and a portion of the transistor 250 in the medium-voltage area 200M (i.e., the gate dielectric layers 233, 253) in the substrate 200, thereby being coplanar with the bottom of the fin portion 224 a of the transistor 260 in the low-voltage area 200L. Therefore, it avoids the relatively large thicknesses T1 and T2 of the gate dielectric layers 233, 253 to produce significant height differences between different regions of the substrate 200, especially the height differences of the gate electrodes 235, 255, 265 in different regions. Under this arrangement, the fabrication method of this embodiment avoids the load effect induced by the height difference between the gates, and the process impact on the chemical mechanical polishing process or the replacement of metal gate (RMG) process by the height difference between the gates. Therefore, the fabrication method of this embodiment integrates the processes of forming high-voltage components, medium-voltage components, and low-voltage components together, thereby forming the semiconductor device 300 having high-voltage components, medium-voltage components, and low-voltage components under the premise of simplified processes. In addition, the semiconductor device 300 formed by the fabrication method of this embodiment includes the transistors 230, 250, 260 and the shallow trench isolation structures 241, 243, 242 disposed in different regions, thereby being suitable for different voltage ranges. The transistor 230 disposed in the high-voltage area 200H, the transistor 250 disposed in the medium-voltage area 200M, and the transistor 260 disposed in the low-voltage area 200L may have the top surfaces coplanar with each other. The shallow trench isolation structures 241 disposed in the high-voltage area 200H, the shallow trench isolation structures 243 disposed in the medium-voltage area 200M, and the shallow trench isolation structures 242 disposed in the low-voltage area 200L may have the same depth as each other. Therefore, more optimized performances of the semiconductor device are achieved.
  • Those skilled in the art should easily understand that, under the premise of satisfying the actual product requirements, the semiconductor devices and the methods of fabricating the same of the present disclosure may also have other aspects, which are not limited to the aforementioned descriptions. The following will further describe other embodiments or variations of the semiconductor devices and the fabrication methods thereof. In order to simplify the description, the following description mainly focuses on the differences between the embodiments, and the similarities between the embodiments are not repeated. In addition, the same elements in the various embodiments of the present disclosure are labeled with the same reference numerals to facilitate comparison between the various embodiments.
  • According to other embodiments of the present disclosure, under the premise of the topmost surfaces of the gate electrodes being coplanar with each other, the thickness of the gate dielectric layer in the high-voltage area 200H may be further increased. In this way, the durability of the high-voltage components is improved to obtain better performance. Please refer to FIG. 17 , which is a schematic cross-sectional view of a semiconductor device 400 of a second embodiment of the present disclosure. The structure of the semiconductor device 400 in this embodiment is substantially the same as that of the semiconductor device 300 in the aforementioned first embodiment, and also includes a substrate 200 (including a high-voltage area 200H, a medium-voltage area 200M, and a low-voltage area 200L), transistors 250, 260, and shallow trench isolation structures 241, 242, 243, etc., the same is not repeated here. The main difference between this embodiment and the previous embodiment is that a transistor 430 disposed in the high-voltage area 200H has a gate dielectric layer 433 with a relatively larger thickness T3.
  • In detail, the transistor 430 further includes the gate dielectric layer 433 disposed on the plane 203, and a gate electrode 435 disposed on the gate dielectric layer 433, where a portion of the gate dielectric layer 433 (i.e., the upper half portion) protrudes from the substrate 200. Therefore, the top surface 433 a of the gate dielectric layer 433 is higher than the top surface of the shallow trench isolation structure 431, as shown in FIG. 17 . It should be noted that, in this embodiment, the top surface 433 a of the gate dielectric layer 433 may be coplanar with the top surface of the fin portion 224 a (i.e., the topmost surface of the fin-shaped structure 224) in the low-voltage area 200L, but not limited thereto. Under this arrangement, the subsequently formed gate electrode 435 may wrap around the outside of the portion of the gate dielectric layer 433 and have an inverted U-shape.
  • Therefore, the semiconductor device 400 of this embodiment also includes the transistor 430 and the shallow trench isolation structures 241 disposed in the high-voltage area 200H, the transistor 250 and the shallow trench isolation structures 243 disposed in the medium-voltage area 200M, and the transistor 260 and the shallow trench isolation structures 242 disposed in the low-voltage area 200L. The topmost surface of the gate electrode 435 in the high-voltage area 200H, the topmost surface of the gate electrode 255 in the medium-voltage area 200M, and the topmost surface of the gate electrode 265 in the low-voltage area 200L are also coplanar with each other to avoid problems such as load effect. Therefore, the semiconductor device 400 of the present embodiment is also formed under the premise of simplified process, and has good device performances.
  • Please refer to FIG. 18 and FIG. 19 , which are schematic diagrams of a semiconductor device 500 of a third embodiment of the present disclosure. The structure of the semiconductor device 500 in this embodiment is substantially the same as that of the semiconductor device 300 in the aforementioned first embodiment, and also includes a substrate 200 (including a high-voltage area 200H, a medium-voltage area 200M, and a low-voltage area 200L), transistors 230, 250, 260 and shallow trench isolation structures 241, 242, 243, etc., the same is not repeated here. The main difference between this embodiment and the previous embodiment is that a protective structure (pick-up) 501 is further disposed in the substrate 200 to surround the high-voltage area 200H and the transistor 230.
  • In detail, as shown in FIG. 18 , the protective structure 501 includes, for example, a doped region located in the substrate 200 and between the high-voltage area 200H and the medium-voltage area 200M. The dopants of the doped region preferably have different conductivity type from that of the doped regions 231. The top surface of the protective structure 501 is, for example, coplanar with the top surface of the first mask layer 121 in the high-voltage area 200H, but not limited thereto. In addition, while viewed from the top view shown in FIG. 19 , the protective structure 501 may include a first portion 501 a extending in a first direction D1 and a second portion 501 b extending in a second direction D2 to surround the high-voltage area 200H and transistor 230 as a whole. In this way, the first portion 501 a of the protective structure 501 may be located between the high-voltage area 200H and the medium-voltage area 200M, and between the doped region 231 and the doped region 251.
  • In addition, as shown in FIG. 19 , the transistor 230 is disposed in the high-voltage area 200H, and includes two doped regions 231, a gate electrode 235, and a gate dielectric layer 233 that are parallel to each other and extending in the first direction D1. Where, shallow trench isolation structures 241 are disposed in the doped regions 231 to isolate the gate electrode 235 and the gate dielectric layer 233 disposed between the two doped regions 231 by the shallow trench isolation structures 241. In this embodiment, the gate electrode 235 completely covers the underlying gate dielectric layer 233 and partially covers the doped regions 231 on two sides of the gate dielectric layer 233, so that the doped regions 231 are used as the source/drain regions of the transistor 230. The transistor 250 is disposed in the medium-voltage area 200M, and includes a doped region 251, a gate dielectric layer 253, and a gate electrode 255 that are parallel to each other and extending in the first direction D1. Where, the gate electrode 255 only partially covers the underlying gate dielectric layer 253 and the doped region 251, so that a portion of the doped region 251 is exposed from two sides of the gate electrode 255 and the gate dielectric layer 253, and used as the source/drain regions of the transistor 250. The transistor 260 is disposed in the low-voltage area 200L, and includes fin-shaped structures 224 and a gate electrode 265. The fin-shaped structures 224 are parallel to each other and extend in the first direction Dl. The gate electrode 265 extends in a second direction D2 perpendicular to the first direction D1 to cross the fin-shaped structures 224. In addition, the transistor 260 further includes multiple doped regions 261 in the fin-shaped structures 224 and located on two opposite sides of the gate electrode 265 to be used as the source/drain regions of the transistor 260.
  • Therefore, the semiconductor device 500 of this embodiment also includes the transistor 230 and the shallow trench isolation structures 241 disposed in the high-voltage area 200H, the transistor 250 and the shallow trench isolation structures 243 disposed in the medium-voltage area 200M, and the transistor 260 and the shallow trench isolation structures 242 disposed in the low-voltage area 200L. The topmost surfaces of the transistor 230, the transistor 250, and the transistor 260 are coplanar with each other. The top surfaces of the shallow trench isolation structures 241, the shallow trench isolation structures 243, and the shallow trench isolation structures 242 are also coplanar with each other to have the same depth as each other. Therefore, the semiconductor device 500 has good device performances.
  • In summary, the semiconductor devices of the present disclosure integrate the processes of forming high-voltage components, medium-voltage components, and low-voltage components, thereby simultaneously forming high-voltage transistors in the high-voltage area, medium-voltage transistors in the medium-voltage area, and low-voltage transistors in the low-voltage area of the semiconductor devices under simplified processes. Where, the high-voltage transistors and the medium-voltage transistors are partially embedded in the substrate to be coplanar with the bottom or the top surface of the fin portion of the low-voltage transistors. Therefore, the high-voltage transistors, the medium-voltage transistors, and the low-voltage transistors may have coplanar top surfaces to avoid forming shallow trench isolation structures with different depths, or to avoid serious load effect in the subsequent processes. Meanwhile, in the semiconductor devices of the present disclosure, the shallow trench isolation structures located in the high-voltage area, the medium-voltage area, and the low-voltage area, respectively, have the same depth, so that the top surfaces of the gate dielectric layers of the high-voltage transistor and the medium-voltage transistor are optionally coplanar with the top surface of the shallow trench isolation structures, thereby improving the performances of the semiconductor devices.
  • Those skilled in the art will readily observe that numerous modifications and alterations of the device and method may be made while retaining the teachings of the invention. Accordingly, the above disclosure should be construed as limited only by the metes and bounds of the appended claims.

Claims (20)

What is claimed is:
1. A semiconductor device, comprising:
a substrate, comprising a high-voltage area, a medium-voltage area, and a low-voltage area;
a first transistor, disposed in the high-voltage area, wherein the first transistor comprises:
a first gate dielectric layer, disposed on a first plane of the substrate; and
a first gate electrode, disposed on the first gate dielectric layer;
a second transistor, disposed in the low-voltage area, wherein the second transistor comprises:
a plurality of fin-shaped structures, protruding from a second plane of the substrate; and
a second gate electrode, crossing the plurality of fin-shaped structures; and
a third transistor, disposed in the medium-voltage area, wherein the third transistor comprises:
a third gate dielectric layer, disposed on a third plane of the substrate; and
a third gate electrode, disposed on the third gate dielectric layer, wherein the topmost surface of the first gate electrode, the topmost surface of the second gate electrode, and the topmost surface of the third gate electrode are coplanar with each other.
2. The semiconductor device of claim 1, further comprising:
a plurality of shallow trench isolation structures, disposed in the substrate and located in the high-voltage area, the medium-voltage area and the low-voltage area, respectively, wherein the plurality of shallow trench isolation structures include the same depth.
3. The semiconductor device of claim 2, wherein each of the plurality of fin-shaped structures comprises a fin portion protruding from a top surface of the plurality of shallow trench isolation structures, a top surface of the first gate dielectric layer is coplanar with a bottom surface of the fin portion and the top surface of the plurality of shallow trench isolation structures.
4. The semiconductor device of claim 2, wherein a portion of the first gate dielectric layer protrudes from a top surface of the plurality of shallow trench isolation structures.
5. The semiconductor device of claim 4, wherein a top surface of the first gate dielectric layer is coplanar with the topmost surface of the plurality of fin-shaped structures.
6. The semiconductor device of claim 4, wherein the first gate electrode has an inverted U-shape and wraps around the portion of the first gate dielectric layer.
7. The semiconductor device of claim 1, wherein the third plane is higher than the second plane and the first plane, and the first plane is higher than the second plane.
8. The semiconductor device of claim 1, further comprising:
a protective structure, disposed in the substrate to surround the high-voltage area and the first transistor.
9. A semiconductor device, comprising:
a substrate, comprising a high-voltage area, a medium-voltage area, and a low-voltage area;
two first doped regions, disposed in the substrate and located in the high-voltage area, wherein the two first doped regions are parallel to each other and extend along a first direction;
a first gate electrode, disposed on the substrate and located in the high-voltage area, and disposed between the first doped regions;
a second doped region, disposed in the substrate and located in the middle-voltage area, wherein the second doped region extends along the first direction;
a second gate electrode, disposed on the substrate and located in the middle-voltage area, wherein the second gate electrode partially covers the second doped region;
a plurality of fin-shaped structures, disposed in the substrate and located in the low-voltage area, wherein the plurality of fin-shaped structures are parallel to each other and extend along the first direction;
a third gate electrode, disposed on the substrate and located in the low-voltage area, wherein the third gate electrode extends along a second direction that is perpendicular to the first direction, and crosses the plurality of fin-shaped structures; and
a plurality of shallow trench isolation structures, disposed in the substrate to surround the first doped regions, the second doped region, and the fin-shaped structures, respectively.
10. The semiconductor device of claim 9, further comprising:
a protective structure, disposed in the substrate to surround the high-voltage area, wherein the protective structure comprises a first portion extending in the first direction and a second portion extending in the second direction, and the first portion of the protective structure is disposed between one of the first doped regions and the second doped region.
11. The semiconductor device of claim 9, wherein a portion of the shallow trench isolation structures is disposed in the first doped regions.
12. The semiconductor device of claim 9, further comprising:
a plurality of third doped regions, disposed in the fin-shaped structures and located on two opposite sides of the third gate electrode.
13. A method of fabricating a semiconductor device, comprising:
providing a substrate, wherein the substrate comprises a high-voltage area, a medium-voltage area, and a low-voltage area;
forming a first transistor in the high-voltage area, wherein the first transistor comprises:
a first gate dielectric layer, formed on a first plane of the substrate; and
a first gate electrode, formed on the first gate dielectric layer;
forming a second transistor in the low-voltage area, wherein the second transistor comprises:
a plurality of fin-shaped structures, protruding from a second plane of the substrate; and
a second gate electrode, crossing the plurality of fin-shaped structures; and
forming a third transistor in the medium-voltage area, wherein the third transistor comprises:
a third gate dielectric layer, formed on a third plane of the substrate; and
a third gate electrode, formed on the third gate dielectric layer, wherein the topmost surface of the first gate electrode, the topmost surface of the second gate electrode, and the topmost surface of the third gate electrode are coplanar with each other.
14. The method of fabricating a semiconductor device of claim 13, further comprising:
forming a plurality of shallow trench isolation structures in the substrate and located in the high-voltage area, the medium-voltage area and the low-voltage area, respectively, wherein the plurality of shallow trench isolation structures comprise the same depth, and each of the fin-shaped structures comprises a fin portion protruding from a top surface of the plurality of shallow trench isolation structures.
15. The method of fabricating a semiconductor device of claim 14, further comprising:
providing a bulk substrate, wherein the bulk substrate comprises a first region and a second region;
oxidizing a portion of the bulk substrate located in the first region; and
removing the portion of the bulk substrate, wherein the height of the portion is equal to the height of the fin portion.
16. The method of fabricating a semiconductor device of claim 15, further comprising:
after removing the portion, performing an etching process in the first region to form the first plane; and
forming the first gate dielectric layer on the first plane.
17. The method of fabricating a semiconductor device of claim 15, further comprising:
after removing the portion, performing a sidewall transfer process to form the fin-shaped structures and the second plane in the second region;
performing an etching process to partially remove the bulk substrate and the fin-shaped structures to form a plurality of trenches in the first region and the second region; and
filling up the plurality of trenches with a dielectric layer.
18. The method of fabricating a semiconductor device of claim 17, wherein after filling up the plurality of trenches with the dielectric layer, an oxidation process is performed in the first region to form the third gate dielectric layer and the third plane.
19. The method of fabricating a semiconductor device of claim 18, further comprising:
after the third gate dielectric layer and the third plane are formed, performing an etch back process to partially remove the dielectric layer to form the plurality of shallow trench isolation structures.
20. The method of fabricating a semiconductor device of claim 13, further comprising:
forming a protective structure in the substrate to surround the high-voltage area and the first transistor.
US17/668,393 2021-12-20 2022-02-10 Semiconductor device and method of fabricating the same Pending US20230197718A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN202111562477.5A CN116314186A (en) 2021-12-20 2021-12-20 Semiconductor device and method for manufacturing the same
CN202111562477.5 2021-12-20

Publications (1)

Publication Number Publication Date
US20230197718A1 true US20230197718A1 (en) 2023-06-22

Family

ID=86768995

Family Applications (1)

Application Number Title Priority Date Filing Date
US17/668,393 Pending US20230197718A1 (en) 2021-12-20 2022-02-10 Semiconductor device and method of fabricating the same

Country Status (3)

Country Link
US (1) US20230197718A1 (en)
CN (1) CN116314186A (en)
TW (1) TW202339268A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20230260994A1 (en) * 2022-02-17 2023-08-17 Taiwan Semiconductor Manufacturing Company, Ltd. Checkerboard dummy design for epitaxial open ratio

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20170025533A1 (en) * 2014-06-20 2017-01-26 Kinyip Phoa Monolithic integration of high voltage transistors & low voltage non-planar transistors
US20230154922A1 (en) * 2021-11-12 2023-05-18 Taiwan Semiconductor Manufacturing Co., Ltd. Integration of Multiple Transistors Having Fin and Mesa Structures
US20230197710A1 (en) * 2021-12-17 2023-06-22 United Microelectronics Corp. Semiconductor device and method for fabricating the same
US20230197523A1 (en) * 2021-12-17 2023-06-22 United Microelectronics Corp. Semiconductor device and method for fabricating the same

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20170025533A1 (en) * 2014-06-20 2017-01-26 Kinyip Phoa Monolithic integration of high voltage transistors & low voltage non-planar transistors
US20230154922A1 (en) * 2021-11-12 2023-05-18 Taiwan Semiconductor Manufacturing Co., Ltd. Integration of Multiple Transistors Having Fin and Mesa Structures
US20230197710A1 (en) * 2021-12-17 2023-06-22 United Microelectronics Corp. Semiconductor device and method for fabricating the same
US20230197523A1 (en) * 2021-12-17 2023-06-22 United Microelectronics Corp. Semiconductor device and method for fabricating the same

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20230260994A1 (en) * 2022-02-17 2023-08-17 Taiwan Semiconductor Manufacturing Company, Ltd. Checkerboard dummy design for epitaxial open ratio

Also Published As

Publication number Publication date
TW202339268A (en) 2023-10-01
CN116314186A (en) 2023-06-23

Similar Documents

Publication Publication Date Title
US11133387B2 (en) FinFETs having dielectric punch-through stoppers
US8691640B1 (en) Methods of forming dielectrically isolated fins for a FinFET semiconductor by performing an etching process wherein the etch rate is modified via inclusion of a dopant material
US10020393B2 (en) Laterally diffused metal-oxide-semiconductor transistor and manufacturing method thereof
JP2006013303A (en) Semiconductor device and its manufacturing method
KR20180098446A (en) Semiconductor device and Method of fabricating the same
US20230197718A1 (en) Semiconductor device and method of fabricating the same
CN110854194A (en) Semiconductor structure and forming method thereof
TW201901964A (en) Semiconductor device and method of forming the same
CN114613770A (en) Semiconductor device and manufacturing method thereof
CN111554635B (en) Semiconductor structure and forming method thereof
KR20050055978A (en) Fin field effect transistors and methods of forming the same
CN111785636A (en) Parallel gate surrounding structure fin type transistor and manufacturing method thereof
US12132106B2 (en) Semiconductor device and method of fabricating the same
US20230268424A1 (en) Semiconductor device and method for fabricating the same
US20230253496A1 (en) Semiconductor device and method of fabricating the same
US20230268346A1 (en) Semiconductor device and method for fabricating the same
US11437512B2 (en) Buried channel metal-oxide-semiconductor field-effect transistor (MOSFET) and forming method thereof
CN114068706B (en) Semiconductor structure and forming method thereof
CN114078701B (en) Semiconductor structure and forming method thereof
CN113314423B (en) Method for manufacturing semiconductor device
CN115249704A (en) Semiconductor structure and forming method thereof
CN115732415A (en) Semiconductor structure and forming method thereof
CN117476463A (en) Semiconductor structure and forming method thereof
CN115188798A (en) Semiconductor structure, forming method thereof and transistor
CN117672974A (en) Method for forming semiconductor structure

Legal Events

Date Code Title Description
AS Assignment

Owner name: UNITED MICROELECTRONICS CORP., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HSU, CHIH-KAI;FU, SSU-I;LIN, YU-HSIANG;AND OTHERS;REEL/FRAME:058967/0233

Effective date: 20220208

STPP Information on status: patent application and granting procedure in general

Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER

STPP Information on status: patent application and granting procedure in general

Free format text: FINAL REJECTION MAILED