US20190096376A1 - D/a converter, electronic musical instrument, information processing device and d/a conversion method - Google Patents
D/a converter, electronic musical instrument, information processing device and d/a conversion method Download PDFInfo
- Publication number
- US20190096376A1 US20190096376A1 US16/124,609 US201816124609A US2019096376A1 US 20190096376 A1 US20190096376 A1 US 20190096376A1 US 201816124609 A US201816124609 A US 201816124609A US 2019096376 A1 US2019096376 A1 US 2019096376A1
- Authority
- US
- United States
- Prior art keywords
- computation
- signal
- output
- audio data
- analog
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 83
- 230000010365 information processing Effects 0.000 title claims description 6
- 238000006243 chemical reaction Methods 0.000 title description 5
- 230000008569 process Effects 0.000 claims abstract description 79
- 238000001228 spectrum Methods 0.000 claims description 5
- 230000003321 amplification Effects 0.000 claims description 4
- 238000003199 nucleic acid amplification method Methods 0.000 claims description 4
- 238000010586 diagram Methods 0.000 description 15
- 230000004044 response Effects 0.000 description 14
- 230000003111 delayed effect Effects 0.000 description 12
- 239000013078 crystal Substances 0.000 description 11
- 238000013139 quantization Methods 0.000 description 9
- 230000005236 sound signal Effects 0.000 description 8
- 230000004048 modification Effects 0.000 description 7
- 238000012986 modification Methods 0.000 description 7
- 238000005070 sampling Methods 0.000 description 6
- 230000001934 delay Effects 0.000 description 5
- 238000007493 shaping process Methods 0.000 description 3
- 230000001360 synchronised effect Effects 0.000 description 3
- 230000008901 benefit Effects 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 2
- 239000003990 capacitor Substances 0.000 description 2
- 230000000737 periodic effect Effects 0.000 description 2
- 230000000593 degrading effect Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
- H03M3/30—Delta-sigma modulation
- H03M3/50—Digital/analogue converters using delta-sigma modulation as an intermediate step
-
- G—PHYSICS
- G10—MUSICAL INSTRUMENTS; ACOUSTICS
- G10H—ELECTROPHONIC MUSICAL INSTRUMENTS; INSTRUMENTS IN WHICH THE TONES ARE GENERATED BY ELECTROMECHANICAL MEANS OR ELECTRONIC GENERATORS, OR IN WHICH THE TONES ARE SYNTHESISED FROM A DATA STORE
- G10H5/00—Instruments in which the tones are generated by means of electronic generators
- G10H5/002—Instruments using voltage controlled oscillators and amplifiers or voltage controlled oscillators and filters, e.g. Synthesisers
-
- G—PHYSICS
- G10—MUSICAL INSTRUMENTS; ACOUSTICS
- G10H—ELECTROPHONIC MUSICAL INSTRUMENTS; INSTRUMENTS IN WHICH THE TONES ARE GENERATED BY ELECTROMECHANICAL MEANS OR ELECTRONIC GENERATORS, OR IN WHICH THE TONES ARE SYNTHESISED FROM A DATA STORE
- G10H1/00—Details of electrophonic musical instruments
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/181—Low-frequency amplifiers, e.g. audio preamplifiers
- H03F3/183—Low-frequency amplifiers, e.g. audio preamplifiers with semiconductor devices only
- H03F3/187—Low-frequency amplifiers, e.g. audio preamplifiers with semiconductor devices only in integrated circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/20—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers
- H03F3/21—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only
- H03F3/217—Class D power amplifiers; Switching amplifiers
- H03F3/2175—Class D power amplifiers; Switching amplifiers using analogue-digital or digital-analogue conversion
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/45—Differential amplifiers
- H03F3/45071—Differential amplifiers with semiconductor devices only
- H03F3/45076—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier
- H03F3/45475—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier using IC blocks as the active amplifying circuit
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
- H03M3/30—Delta-sigma modulation
- H03M3/50—Digital/analogue converters using delta-sigma modulation as an intermediate step
- H03M3/502—Details of the final digital/analogue conversion following the digital delta-sigma modulation
- H03M3/506—Details of the final digital/analogue conversion following the digital delta-sigma modulation the final digital/analogue converter being constituted by a pulse width modulator
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M7/00—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
- H03M7/30—Compression; Expansion; Suppression of unnecessary data, e.g. redundancy reduction
- H03M7/3002—Conversion to or from differential modulation
- H03M7/3004—Digital delta-sigma modulation
- H03M7/3015—Structural details of digital delta-sigma modulators
- H03M7/3031—Structural details of digital delta-sigma modulators characterised by the order of the loop filter, e.g. having a first order loop filter in the feedforward path
- H03M7/3033—Structural details of digital delta-sigma modulators characterised by the order of the loop filter, e.g. having a first order loop filter in the feedforward path the modulator having a higher order loop filter in the feedforward path, e.g. with distributed feedforward inputs
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M7/00—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
- H03M7/30—Compression; Expansion; Suppression of unnecessary data, e.g. redundancy reduction
- H03M7/3002—Conversion to or from differential modulation
- H03M7/3004—Digital delta-sigma modulation
- H03M7/3015—Structural details of digital delta-sigma modulators
- H03M7/3031—Structural details of digital delta-sigma modulators characterised by the order of the loop filter, e.g. having a first order loop filter in the feedforward path
- H03M7/3033—Structural details of digital delta-sigma modulators characterised by the order of the loop filter, e.g. having a first order loop filter in the feedforward path the modulator having a higher order loop filter in the feedforward path, e.g. with distributed feedforward inputs
- H03M7/3037—Structural details of digital delta-sigma modulators characterised by the order of the loop filter, e.g. having a first order loop filter in the feedforward path the modulator having a higher order loop filter in the feedforward path, e.g. with distributed feedforward inputs with weighted feedforward summation, i.e. with feedforward paths from more than one filter stage to the quantiser input
-
- G—PHYSICS
- G10—MUSICAL INSTRUMENTS; ACOUSTICS
- G10H—ELECTROPHONIC MUSICAL INSTRUMENTS; INSTRUMENTS IN WHICH THE TONES ARE GENERATED BY ELECTROMECHANICAL MEANS OR ELECTRONIC GENERATORS, OR IN WHICH THE TONES ARE SYNTHESISED FROM A DATA STORE
- G10H2250/00—Aspects of algorithms or signal processing methods without intrinsic musical character, yet specifically adapted for or used in electrophonic musical processing
- G10H2250/541—Details of musical waveform synthesis, i.e. audio waveshape processing from individual wavetable samples, independently of their origin or of the sound they represent
-
- G—PHYSICS
- G10—MUSICAL INSTRUMENTS; ACOUSTICS
- G10H—ELECTROPHONIC MUSICAL INSTRUMENTS; INSTRUMENTS IN WHICH THE TONES ARE GENERATED BY ELECTROMECHANICAL MEANS OR ELECTRONIC GENERATORS, OR IN WHICH THE TONES ARE SYNTHESISED FROM A DATA STORE
- G10H2250/00—Aspects of algorithms or signal processing methods without intrinsic musical character, yet specifically adapted for or used in electrophonic musical processing
- G10H2250/541—Details of musical waveform synthesis, i.e. audio waveshape processing from individual wavetable samples, independently of their origin or of the sound they represent
- G10H2250/545—Aliasing, i.e. preventing, eliminating or deliberately using aliasing noise, distortions or artifacts in sampled or synthesised waveforms, e.g. by band limiting, oversampling or undersampling, respectively
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/03—Indexing scheme relating to amplifiers the amplifier being designed for audio applications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/331—Sigma delta modulation being used in an amplifying circuit
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/181—Low-frequency amplifiers, e.g. audio preamplifiers
Definitions
- the present invention relates to a D/A converter, an electronic musical instrument, an information processing device and a D/A conversion method.
- Patent Literature 1 Jpn. Pat. Appln. KOKAI Publication No. 2009-239700
- the signal output from a ⁇ device based on the clock of a phase-locked loop (PLL) with a spread spectrum clock generator (SSCG) always varies in its changing point.
- the signal is thus latched as it is in response to a high-precision signal of a crystal oscillator, which is a stationary periodic signal, or it cannot be caused to pass a logic gate.
- a method of absorbing fluctuations of audio data due to a periodic variation in the clock of the SSCG by a FIFO memory or the like is devised.
- a FIFO memory or the like A method of absorbing fluctuations of audio data due to a periodic variation in the clock of the SSCG by a FIFO memory or the like is devised.
- the present invention has been made in consideration of the above situation and its advantage is to allow a process to be performed in whatever frequency combination of a first clock as a reference and a second clock whose frequency is higher than that of the first clock.
- a digital-to-analog converter that converts digital data of music sound represented by an input digital signal into an analog signal
- the digital-to-analog converter being configured to perform: a signal output process to output a control signal for each a second period, the second period being equal to an integral multiple of a first period in a first clock signal; a count process to count a second clock signal whose clock frequency is higher than that of the first clock signal, and store a count value; a determination process to determine whether ⁇ computation is under execution with respect to the digital data of music sound, in accordance with the count value stored by the count process; a ⁇ computation process to start the ⁇ computation based upon the second clock signal with respect to the digital data of music sound if it is determined in the determination process that the ⁇ computation is not under execution when the control signal is outputted by the signal output process; a control process to inhibit the ⁇ computation based upon the second clock signal from being started with respect to the digital data of music sound until it is determined in
- FIG. 1 is a block diagram showing the overall configuration of an electronic musical instrument with a D/A converter according to one embodiment of the present invention
- FIG. 2 is a block diagram showing a configuration of a modification to the D/A converter according to the embodiment of the present invention
- FIG. 3 is a timing chart showing an example of a waveform of each clock and PWM signal in the electronic musical instrument according to the embodiment
- FIG. 4 is a block diagram chiefly showing a configuration of a ⁇ modulator in the electronic musical instrument according to the embodiment
- FIG. 5 is a diagram showing a configuration of a circuit provided in a ⁇ computation circuit and an output (PWM) circuit to generate various timing signals in the electronic musical instrument according to the embodiment;
- FIG. 6 is a diagram showing a circuit configuration of the ⁇ computation circuit in the electronic musical instrument according to the embodiment.
- FIG. 7 is a graph showing noise shaping frequency characteristics in the electronic musical instrument according to the embodiment.
- FIG. 8 is a block diagram showing a configuration of a hardware circuit that causes the ⁇ computation circuit to perform a specific computation process in the electronic musical instrument according to the embodiment
- FIG. 9 is a table showing the computation process performed by the hardware circuit shown in FIG. 8 in the electronic musical instrument according to the embodiment.
- FIG. 10 is a block diagram showing a configuration of a hardware circuit that causes the output (PWM) circuit to perform a specific computation process in the electronic musical instrument according to the embodiment;
- FIG. 11 is a diagram showing a configuration of a balanced analog circuit that converts a PWM signal to an analog signal in the electronic musical instrument according to the embodiment
- FIG. 12 is a timing chart chiefly illustrating the operation timing of the ⁇ computation circuit in the case where a section corresponding to a period of the PWM signal is relatively long in the electronic musical instrument according to the embodiment;
- FIG. 13 is a timing chart chiefly illustrating the operation timing of the ⁇ computation circuit in the case where a section corresponding to a period of the PWM signal is relatively short in the electronic musical instrument according to the embodiment;
- FIG. 14 is a timing chart showing the timing of operations continuing from the ⁇ computation to the output of the PWM signal in the electronic musical instrument according to the embodiment.
- FIG. 15 is a timing chart showing variations of a one-sampling period Fsd of digital audio data output from a sound source circuit at a stage precedent to the ⁇ modulator in the electronic musical instrument according to the embodiment.
- FIG. 1 is a block diagram showing the overall configuration of an electronic musical instrument with a D/A converter (DAC) according to the embodiment.
- an operation device 11 configured by a performance operation device such as a keyboard and the like generates an operation signal and supplies it to a CPU 12 of an LSI chip CH 1 .
- the CPU 12 is connected to a ROM 13 that stores, e.g., operation programs and template data for the electronic musical instrument, a sound source circuit 14 that generates digital audio data corresponding to an operation performed by the operation device 11 , and a ⁇ modulator 15 via a bus B 1 in the LSI chip CH 1 .
- the LSI chip CH 1 includes a crystal oscillator (Xtal) 16 and a PLL 17 .
- the crystal oscillator 16 applies a fixed voltage to a crystal resonator CU 1 external to the LSI chip CH 1 to oscillate a first clock clk-xtal serving as a reference and supply it to the PLL 17 and each circuit in the LSI chip CH 1 .
- the PLL 17 Upon receipt of the first clock clk-xtal, the PLL 17 oscillates a second clock clk-p 11 whose frequency is higher than that of the first clock clk-xtal and supplies it to each circuit in the LSI chip CH 1 .
- the CPU 12 Upon receipt of the operation signal from the operation device 11 , the CPU 12 sends parameters such as pitch and volume to the sound source circuit 14 . Accordingly, the sound source circuit 14 outputs their corresponding digital audio data to the ⁇ modulator 15 .
- the ⁇ modulator 15 is a main circuit of the D/A converter (DAC) according to the present embodiment.
- the ⁇ modulator 15 generates a PWM signal corresponding to digital audio data input from the sound source circuit 14 and outputs it to a low-pass filter 18 outside the LSI chip CH 1 .
- the ⁇ modulator 15 When the digital audio data input from the sound source circuit 14 is, for example, 32 bits, the ⁇ modulator 15 performs a ⁇ computation process of converting the digital audio data into 3-bit digital data to output a five-stage PWM signal. To do so, 15 periods (15 steps) of the second clock clk-pll are required.
- the low-pass filter 18 is included in the D/A converter (DAC) of the present embodiment. Using a series RC circuit as shown in FIG. 1 , the low-pass filter 18 converts the PWM signal into an analog audio signal and outputs it to an amplifier (amp) 19 . It is desirable to use a differential amplifier as the amplifier 19 as will be described later.
- the amplifier 19 amplifies the analog audio signal with an appropriate amplification factor.
- a speaker 20 is driven to emit sound.
- FIG. 2 is a block diagram showing a configuration of a modification to the D/A converter according to the embodiment of the present invention without using the electronic musical instrument shown in FIG. 1 .
- serial audio data DATA a clock LRCK to distinguish between R and L channels of an audio signal
- a bit clock BCK are supplied to a shift register (SFR) 21 in an LSI chip CH 2 in conformity with, e.g., the Inter-IC Sound (I2S) standard.
- the audio data held in the shift register 21 is read in a ⁇ modulator 22 as parallel data in accordance with the clocks.
- the LSI chip CH 2 includes a crystal oscillator (Xtal) 23 and a PLL 24 .
- the crystal oscillator 23 applies a fixed voltage to a crystal resonator CU 2 external to the LSI chip CH 2 to oscillate a first clock clk-xtal serving as a reference and supply it to the PLL 24 and each circuit in the LSI chip CH 2 .
- the PLL 24 Upon receipt of the clock clk-xtal, the PLL 24 oscillates a second clock clk-pll whose frequency is higher than that of the first clock and supplies it to the ⁇ modulator 22 .
- the ⁇ modulator 22 is a main circuit of the D/A converter (DAC) according to the present embodiment.
- the LE modulator 22 generates a PWM signal corresponding to digital audio data read out of the shift register 21 and outputs it to a low-pass filter 25 outside the LSI chip CH 2 .
- the low-pass filter 25 is included in the D/A converter (DAC) of the present embodiment. Using a series RC circuit as shown in FIG. 2 , for example, the low-pass filter 25 converts the PWM signal into an analog audio signal and outputs it to an amplifier (amp) 26 . It is desirable to use a differential amplifier as the amplifier 26 as will be described later.
- the amplifier 26 amplifies the analog audio signal with an appropriate amplification factor.
- a speaker 27 is driven to emit sound.
- FIG. 3 is a timing chart illustrating the relationship among the first clock clk-xtal ((B) in FIG. 3 ), the second clock clk-pll ((A) in FIG. 3 ) and the PWM signal generated by the DE modulator 15 ( 22 ).
- the frequency of the first clock clk-xtal is four times as high as that of the second clock clk-pll.
- the frequency of the second clock clk-pll needs to be an integral multiple of that of the first clock clk-xtal.
- the PWM signals generated from the ⁇ modulator 15 ( 22 ) are exemplified in (C) to (E) in FIG. 3 .
- (C) indicates that the “H” section of the PWM signal corresponds to the duration of eight periods of the first clock clk-xtal.
- (D) indicates that the “H” section of the PWM signal correspond to the duration of six periods of the first clock clk-xtal and (E) indicates that the “H” section of the PWM signal correspond to the duration of four periods of the first clock clk-xtal.
- the PWM signal is outputted with its minimum variation duration as one period of the first clock clk-xtal at both the rising timing and falling timing.
- FIG. 4 is a block diagram chiefly showing a configuration of the ⁇ modulator 15 .
- the digital audio data output from the sound source circuit 14 is input to a low-pass filter (LPF) 15 A of the ⁇ modulator 15 .
- the low-pass filter 15 A operates at a frequency that is an M (M is an integer) multiple of the frequency Fsd of the input digital audio data based upon the second clock clk-pll from the PLL 17 , and outputs the audio data to a ⁇ computation circuit 15 B.
- the ⁇ computation circuit 15 B samples the outputs of the low-pass filter 15 A at a frequency that is an N (N is a given number that varies dynamically) multiple of the frequency Fsd in accordance with the timing of a signal sync which is supplied from an output circuit 15 C (described later) and synchronized with the period of the PWM signal.
- the value of N may be a value that varies dynamically excluding an integer or driven by a clock of the spread spectrum clock generator (SSCG) used in the PLL 17 .
- SSCG spread spectrum clock generator
- the value should fall within a range almost corresponding to the performance of noise shaping and a required frequency band and is usually set to 16 or more.
- the ⁇ computation circuit 15 B performs the ⁇ computation at high speed at a frequency Fsp corresponding to the first clock clk-xtal based upon the second clock clk-pll and supplies the output section 15 C with a signal of a quantization value corresponding to the digital audio data.
- the output section 15 C generates a PWM signal corresponding to the quantization signal from the ⁇ computation circuit 15 B at a frequency Fsp corresponding to the first clock clk-xtal supplied from the crystal oscillator 16 , and outputs the PWM signal to the low-pass filter 18 in the subsequent stage and outputs a signal sync to control the input timing for the ⁇ computation circuit 15 B.
- FIG. 5 is a diagram showing a circuit provided in the ⁇ computation circuit 15 B and the output circuit 15 C to generate various timing signals.
- the output circuit 15 C includes a counter 31 and a multi-input AND circuit 32 .
- the counter 31 counts the first clock clk-xtal and outputs the signal sync as the output of the multi-input AND circuit 32 when the bit level of each count value becomes high, or whenever the processing for each sampling starts.
- the ⁇ computation circuit 15 B includes flip-flops (FF) 33 and 34 of two stages and an AND circuit 35 .
- the first-stage flip-flop 33 is supplied with the signal sync from the output circuit 15 C.
- the flip-flops 33 and 34 are both operated by the second clock clk-pll.
- the second-stage flip-flop 34 is supplied with a signal of shift output ff 1 of the first-stage flip-flop 33 .
- the signal is inverted and supplied to the AND circuit 35 .
- the AND circuit 35 is supplied with a signal clr_en of the shift output of the second-stage flip-flop 34 .
- the logical OR output of the AND circuit 35 is used as a timing signal sg_start to start the ⁇ computation (described later).
- FIG. 6 is a diagram specifically showing a configuration of a computation circuit of the ⁇ computation circuit 15 B.
- the ⁇ computation circuit 15 B includes a subtracter ( ⁇ ) 41 , adders (+) 42 , 44 , 46 , 47 and 51 , delay devices (Z ⁇ 1) 43 , 48 , 52 and 54 , multipliers 45 , 49 and 50 and a quantizer 53 .
- the digital audio data supplied from the low-pass filter 15 A in the preceding stage is subtracted by the subtracter 41 by the output of the delay device 54 that delays the output of the quantizer 41 , and a difference corresponding to the subtraction is supplied to the adder 42 .
- the adder 42 adds to the difference an output z 0 of the delay device 43 that delays its own output and supplies the sum to the delay device 43 , adder 44 and multiplier 45 .
- the multiplier 45 multiplies the output of the adder 42 by coefficient k 0 and supplies the product to the adder 46 .
- the adder 46 adds the outputs of the multipliers 45 and 49 and supplies the sum to the adder 47 .
- the adder 47 adds the output of the adder 46 and the output z 1 of the delay device 48 that delays its own output, and supplies the sum to the delay device 48 , adder 44 and multiplier 50 .
- the multiplier 50 multiplies the output of the adder 47 by coefficient k 1 and supplies the product to the adder 51 .
- the adder 51 adds the output of the multiplier 50 and the output z 2 of the delay device 52 that delays its own output, and supplies the sum to the delay device 52 , adder 44 and multiplier 49 .
- the multiplier 49 multiplies the output of the adder 51 by coefficient a 0 and supplies the product to the adder 51 .
- the adder 44 adds the outputs of the adders 42 , 47 and 51 and supplies the sum to the quantizer 53 to quantize the sum. Then, a signal output from the quantizer 53 is supplied to the output circuit 15 C in the subsequent stage as the output of the ⁇ computation circuit 15 B and to the delay device 54 .
- the delay device 54 delays the output of the quantizer 53 and supplies the delayed output z 3 to the subtracter 41 as a subtrahend to feed back the input negatively.
- FIG. 7 is a graph showing noise shaping frequency characteristics shown by the graph of the quantization noise e given by the above equation.
- the sampling rate Fsp of a noise shaper is required about sixteen times as high as the sampling frequency Fsd of the digital audio data.
- FIG. 8 is a block diagram showing a case where the computation process shown in FIG. 6 is performed by a specific hardware circuit.
- the signal sync and second clock clk-pll shown in FIGS. 4 and 5 are input to a controller 61 .
- the controller 61 includes an m counter (mcnt) 61 A to count the clock clk-pll and performs the following control of each circuit. Specifically, the controller 61 latches and enables the register, selects a selector and selects a parameter.
- the count value of the m counter 61 A is reset by a signal clr_en generated by delaying the signal sync, and the second clock clk-pll is counted.
- the ⁇ computation circuit 15 B includes registers 62 and 63 , selectors 64 - 66 , a multiplier (MUL) 67 , an adder (ADD) 68 , a parameter constant generator 69 , a quantizer 70 and registers 71 A- 71 D for delay.
- the selector 66 receives digital audio data from the low-pass filter 15 A in the preceding stage.
- the selector 66 also receives signals from the selector 65 and the multiplier 67 and supplies one value selected in accordance with the controller 61 to the adder 68 .
- the adder 68 receives a hold value of the register (AC) 62 .
- the controller 61 controls the adder 68 to supply a sum, which is obtained by the controller 61 , to the selector 64 and the registers (z 0 -z 3 ) 71 A- 71 D used in the delay devices 43 , 48 , 52 and 54 shown in FIG. 6 .
- the hold values of the registers 71 A- 71 D are input to the selector 65 .
- the controller 61 controls the selector 65 to select one of the hold values and supply the selected one to the selector 66 and the multiplier 67 .
- the multiplier 67 multiplies the output of the selector 65 by one of parameter constants k 0 , k 1 and a 0 that are generated from the parameter constant generator 69 and supplies the product to the selector 66 .
- the controller 61 controls the selector 64 to select one of the outputs of the adder 68 and the quantizer 70 ( 53 ) and hold it in the register (AC) 62 .
- the hold value is read out of the register 62 and supplied to the quantizer 70 and the adder 68 .
- the computation result of the ⁇ computation circuit 15 B is supplied to the selector 64 from the quantizer 70 and also held in the register (DR) 63 .
- a value of the held result is read out of the register 63 and supplied to the output circuit 15 C in the subsequent stage.
- FIG. 9 shows the contents of the computation process performed by the hardware circuit shown in FIG. 8 in correspondence with the count values of the m counter 61 A of the controller 61 .
- the m counter 61 A is a basic counter that controls the operation of the ⁇ computation circuit 15 B and takes count values of “0” to “16.”
- the m counter 61 A is reset to “0” in response to the signal sync from the output circuit 15 C and then counts up one by one (+1) in response to the second clock clk-pll.
- the m counter 61 A counts up to the maximum value of “16,” it holds the count value “16” until it is reset.
- the m counter 61 A stands by to perform a reset operation in response to the signal sync.
- the ⁇ computation can be executed for a second sample subsequent to a first sample to be input, or the ⁇ computation is not under execution.
- the ⁇ computation cannot be executed for a second sample subsequent to a first sample to be input, or the ⁇ computation is under execution.
- the count value of the m counter 61 A is “0” to “15”
- the m counter 61 A is so controlled that it is not reset to “0” even though it receives the signal sync.
- the ⁇ computation is not executed for the second sample when the count value of the m counter 61 A is “0” to “15.”
- the ⁇ modulator (DAC) 15 determines whether the ⁇ computation can be executed for the subsequent sample in accordance with the count value of the m counter 61 A. In other words, the ⁇ modulator (DAC) 15 performs a process to determine whether the ⁇ computation is under execution or not.
- the selector 65 selects the delayed value z 3 held in the register 71 D and the selector 66 selects a selection result of the selector 65 and input data from the low-pass filter 15 A in sequence.
- the adder 68 adds the selection results, the selector 64 selects the sum thereof and the register 62 holds it.
- the selector 65 selects the delayed value z 0 held in the register 71 A and the selector 66 selects a selection result of the selector 65 .
- the adder 68 adds the selection result of the selector 66 and the value held in the register 62 and the register 71 A holds the sum thereof.
- the selector 65 selects the delayed value z 2 held in the register 71 C, the parameter constant generator 69 outputs a parameter constant a 0 and the multiplier 67 multiplies these values together.
- the register 62 holds a product obtained by the multiplication through the selector 66 , adder 68 and selector 64 .
- the selector 65 selects the delayed value z 0 held in the register 71 A, the parameter constant generator 69 outputs a parameter constant a 0 and the multiplier 67 multiplies these values together.
- the register 66 selects a product obtained by the multiplication, reads the value out of the register 62 and supplies it to the adder 68 .
- the adder 68 adds these two values and the register 62 holds the sum thereof again through the selector 64 .
- the selectors 65 and 66 select the delayed value z 1 held in the register 71 B and supply it to the adder 68 . They also read a value out of the register 62 and supply it to the adder 68 . The adder 68 adds these two values and the register 71 B holds the sum thereof again.
- the selector 65 selects the delayed value z 1 held in the register 71 B, the parameter constant generator 69 outputs a parameter constant k 1 and the multiplier 67 multiplies these values together.
- the register 62 holds a product obtained by the multiplication through the selector 66 , adder 68 and selector 64 .
- the selectors 65 and 66 select the delayed value z 2 held in the register 71 C and supply it to the adder 68 . They also read a value out of the register 62 and supply it to the adder 68 . The adder 68 adds these two values and the register 71 C holds the sum thereof again.
- the selectors 65 and 66 select the delayed values z 0 to z 2 in sequence from the registers 71 A to 71 C and supply them in serial to the adder 68 .
- the adder 68 adds these three values and the register 62 holds the sum thereof through the selector 64 .
- a value is read out of the register 62 and supplied to the quantizer 70 for quantization.
- the quantizer 70 supplies its output to the output circuit 15 C in the subsequent stage through the register 63 .
- the output of the quantizer 70 is held in the register 71 D through the selector 64 , register 62 and adder 68 .
- the foregoing ⁇ computation process is performed in synchronization with the signal sync generated for each PWM period (Fsp) and in accordance with the count value mcnt of the m counter 61 A that performs a count operation in response to the second clock clk-pll.
- the output circuit 15 C includes an n counter 81 that performs a count operation in response to the first clock clk-xtal, decoders 82 , 83 and 85 A to 85 E that decode the count value of the n counter 81 , a register (PR) 84 , a selector 86 and flip-flops (DFF) 87 and 88 .
- PR register
- DFF flip-flops
- the decoder 82 detects that the value of the n counter 81 is “0” to generate the signal sync.
- the decoder 83 detects that the value of the n counter 81 is “15” to output a latch enable signal LE to the register 84 .
- the register 84 latches a result of quantization output from the register (DR) 63 of the ⁇ computation circuit 15 B in the preceding stage and outputs the latched value to the selector 86 .
- the decoders 85 A to 85 E supplies the selector 86 with pulse signals whose pulse durations are 0%, 25%, 50%, 75% and 100% based upon the count value of the n counter 81 .
- the selector 86 selects one of the pulse signals output from the decoders 85 A to 85 E in response to a quantization signal generated from the register 84 to supply its forward-rotation signal to the flip-flop 87 and supply its reverse-rotation signal to the flip-flop 88 .
- the flip-flops 87 and 88 of two stages are provided to output a balanced signal. They latch the outputs of the selector 86 in response to the first clock clk-xtal and supply a positive signal and a negative signal.
- FIG. 11 is a diagram illustrating an analog-conversion circuit 90 that converts a balanced PWM signal as shown in FIG. 10 into an analog signal.
- the analog-conversion circuit 90 corresponds to the low-pass filter 18 and the amplifier 19 shown in FIG. 1 .
- the positive signal output from the flip-flop 87 is supplied to the positive (+) input terminal of a differential amplifier (op. amp.) via a series RC circuit of a resistor R 11 and a capacitor C 11 .
- the negative signal output from the flip-flop 88 is supplied to the negative ( ⁇ ) input terminal of the differential amplifier via a series RC circuit of a resistor R 12 and a capacitor C 12 .
- a resistor R 13 is connected between the output terminal and positive (+) input terminal of the differential amplifier 91 . Positive feedback is thus applied to the differential amplifier 91 . Then, for example, the speaker 20 shown in FIG. 1 emits sound as audio signal into which the output of the differential amplifier 91 is converted.
- FIG. 12 is a timing chart chiefly illustrating the operation timing of the ⁇ computation circuit 15 B in the case where a section corresponding to a period of the PWM signal is relatively long.
- the signal sync shown in (B) of FIG. 12 is generated for each period of an integral multiple of the first clock clk-xtal shown in (A) of FIG. 12 , as described with reference to FIG. 10 .
- the signal sync supports the start of computation in the ⁇ computation circuit 15 B.
- the ⁇ computation performed by the ⁇ computation circuit 15 B is based upon the clock clk-pll shown in (F) of FIG. 12 , whose speed is higher than that of the clock clk-xtal and which is asynchronous with the clock clk-xtal.
- the flip-flops 33 and 34 of two stages to achieve a synchronous operation generate a delayed signal ff 1 as shown in (C) of FIG. 12 and a further delayed signal clr_en as shown in (D) of FIG. 12 .
- the m counter 61 A In response to the signal clr_en, as a clear enable signal of the m counter 61 A that is a counter for a basic operation of the ⁇ computation, whose count values are shown in (G) of FIG. 12 , the m counter 61 A is reset to “0” with timing t 14 in FIG. 12 . After that, the ⁇ computation is started and executed as described with reference to FIGS. 8 and 9 . In FIG. 12 , (H) represents the execution period of the ⁇ computation.
- a storage period is set in the register (DR) 63 provided in the output stage of the ⁇ computation circuit 15 B. During this period, the computation circuit stands by to start the next ⁇ computation.
- the register (PR) 84 alongside the output circuit 15 C receives a result of the computation. Since setup time Ts and hold time Th are sufficient, data can be transferred without any synchronous operation.
- the setup time Ts and hold time Th depend upon the relationship in frequency between the clock clk-xtal and clock clk-pll.
- the hold time of the register (DR) 63 to hold the computation result is relatively long, and the frequency of each of the clock clk-xtal and clock clk-pll can be selected within a broad range in which the setup time Ts and hold time Th are compensated.
- FIG. 13 is a timing chart chiefly illustrating the operation timing of the ⁇ computation circuit 15 B in the case where a section corresponding to a period of the PWM signal is relatively short.
- the period of the clock clk-xtal is relatively shorter than that of the clock clk-pll as shown in (A) of FIG. 13 , with the result that a signal sync is generated as shown in (B) of FIG. 13 regardless of the ⁇ computation.
- the result of the ⁇ computation is held in the register (DR) 63 as shown in (I) of FIG. 13 .
- the period Fsp is short.
- the register (PR) 84 reads the same computation result twice in response to a signal sync input in a short period and hold it, and the same PWM signal may be generated, but no performance problem will not occur.
- the setup time Ts and hold time Th are both extremely short and except for the multiple of the frequency of the clock clk-xtal and clock clk-pll, the ratio of the frequency of clock clk-xtal to that of clock clk-pll can be selected within a wide range, and the present embodiment is adaptable to continuous modulation.
- FIG. 14 is a timing chart showing ⁇ computation of the ⁇ computation circuit 15 B, transmission/receipt of computation results between the ⁇ computation circuit 15 B and the output circuit 15 C, and the PWM signal output timing of the output circuit 15 C, which corresponds to FIGS. 12 and 13 .
- the ⁇ computation circuit 15 B executes first ⁇ computation until timing t 32 after first wait time a from timing t 31 of signal sync to signal clr_en.
- the register (DR) 63 on the output side of the ⁇ computation circuit 15 B holds a result of the ⁇ computation with a sufficient time duration including first wait time b from timing t 32 to timing t 33 of the next signal sync and delayed time from timing t 33 to the start of the subsequent ⁇ computation and also including the execution of second ⁇ computation.
- the output circuit 15 C can output a PWM signal, converts it into an analog signal through a low-pass filter in the subsequent stage and outputs the analog signal, using the PWM period effectively.
- FIG. 15 shows variations of a one-sampling period Fsd of digital audio data output from the sound source circuit 14 at a stage precedent to the ⁇ modulator 15 .
- the ⁇ computation circuit 15 B and the output circuit 15 C of the LE modulator 15 are performed at the period of the ⁇ computation shown in (D) of FIG. 15 , namely the PWM period based upon the clock clk-xtal whose period does not vary.
- ⁇ computation results are transferred between the ⁇ computation circuit 15 B and the output circuit 15 C to absorbing variations due to the fluctuations F, with the result that D/A conversion can be made without degrading output precision.
- a process can be performed in whatever frequency combination of a first clock of a crystal oscillator as a reference and a second clock of a PLL whose frequency is higher than that of the first clock.
- the PLL 17 uses a spread spectrum clock generator (SSCG), radiated electromagnetic noise can greatly be reduced.
- SSCG spread spectrum clock generator
- the differential amplifier amplifies an analog signal generated from a PWM signal in the output stage.
- noise can be reduced by eliminating bipolar noise that is caused in general digital processing and in an interconnect transmission path.
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Power Engineering (AREA)
- Multimedia (AREA)
- Physics & Mathematics (AREA)
- Acoustics & Sound (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Analogue/Digital Conversion (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
- Amplifiers (AREA)
- Electrophonic Musical Instruments (AREA)
Abstract
Description
- This application is based upon and claims the benefit of priority from Japanese Patent Application No. 2017-182591, filed Sep. 22, 2017, the entire contents of which are incorporated herein by reference.
- The present invention relates to a D/A converter, an electronic musical instrument, an information processing device and a D/A conversion method.
- D/A converter technologies capable of equipping a host system with a D/A converter and avoiding the influence of jitters without complicating the configuration of the D/A converter are proposed (see
Patent Literature 1, for example). - Patent Literature 1: Jpn. Pat. Appln. KOKAI Publication No. 2009-239700
- As disclosed in
Patent Literature 1, the signal output from a ΔΣ device based on the clock of a phase-locked loop (PLL) with a spread spectrum clock generator (SSCG) always varies in its changing point. The signal is thus latched as it is in response to a high-precision signal of a crystal oscillator, which is a stationary periodic signal, or it cannot be caused to pass a logic gate. - A method of absorbing fluctuations of audio data due to a periodic variation in the clock of the SSCG by a FIFO memory or the like is devised. However, unless there is an integral-multiple relationship between the center frequency of clocks of the PLL with an SSCG and the clock frequency of the crystal oscillator, it is likely that data will leak from the FIFO memory and data will be lost therefrom.
- In a PLL with an SSCG of a modulation type and a down spread type with the highest frequency at the center, it is difficult to set the center frequency of clocks of the PLL at an integral multiple of the clock frequency of the crystal oscillator. The PLL thus requires the modulation depth and high-precision multiplication number.
- The present invention has been made in consideration of the above situation and its advantage is to allow a process to be performed in whatever frequency combination of a first clock as a reference and a second clock whose frequency is higher than that of the first clock.
- According to one aspect of the present invention, there is provided a digital-to-analog converter that converts digital data of music sound represented by an input digital signal into an analog signal, the digital-to-analog converter being configured to perform: a signal output process to output a control signal for each a second period, the second period being equal to an integral multiple of a first period in a first clock signal; a count process to count a second clock signal whose clock frequency is higher than that of the first clock signal, and store a count value; a determination process to determine whether ΔΣ computation is under execution with respect to the digital data of music sound, in accordance with the count value stored by the count process; a ΔΣ computation process to start the ΔΣ computation based upon the second clock signal with respect to the digital data of music sound if it is determined in the determination process that the ΔΣ computation is not under execution when the control signal is outputted by the signal output process; a control process to inhibit the ΔΣ computation based upon the second clock signal from being started with respect to the digital data of music sound until it is determined in the determination process that the ΔΣ computation is not under execution after it is determined in the determination process that the ΔΣ computation is under execution; and an output process to convert a computation result of the ΔΣ computation process into an analog signal and output the analog signal.
- The present invention will be more understood with reference to the following detailed descriptions with the accompanying drawings.
-
FIG. 1 is a block diagram showing the overall configuration of an electronic musical instrument with a D/A converter according to one embodiment of the present invention; -
FIG. 2 is a block diagram showing a configuration of a modification to the D/A converter according to the embodiment of the present invention; -
FIG. 3 is a timing chart showing an example of a waveform of each clock and PWM signal in the electronic musical instrument according to the embodiment; -
FIG. 4 is a block diagram chiefly showing a configuration of a ΔΣ modulator in the electronic musical instrument according to the embodiment; -
FIG. 5 is a diagram showing a configuration of a circuit provided in a ΔΣ computation circuit and an output (PWM) circuit to generate various timing signals in the electronic musical instrument according to the embodiment; -
FIG. 6 is a diagram showing a circuit configuration of the ΔΣ computation circuit in the electronic musical instrument according to the embodiment; -
FIG. 7 is a graph showing noise shaping frequency characteristics in the electronic musical instrument according to the embodiment; -
FIG. 8 is a block diagram showing a configuration of a hardware circuit that causes the ΔΣ computation circuit to perform a specific computation process in the electronic musical instrument according to the embodiment; -
FIG. 9 is a table showing the computation process performed by the hardware circuit shown inFIG. 8 in the electronic musical instrument according to the embodiment; -
FIG. 10 is a block diagram showing a configuration of a hardware circuit that causes the output (PWM) circuit to perform a specific computation process in the electronic musical instrument according to the embodiment; -
FIG. 11 is a diagram showing a configuration of a balanced analog circuit that converts a PWM signal to an analog signal in the electronic musical instrument according to the embodiment; -
FIG. 12 is a timing chart chiefly illustrating the operation timing of the ΔΣ computation circuit in the case where a section corresponding to a period of the PWM signal is relatively long in the electronic musical instrument according to the embodiment; -
FIG. 13 is a timing chart chiefly illustrating the operation timing of the ΔΣ computation circuit in the case where a section corresponding to a period of the PWM signal is relatively short in the electronic musical instrument according to the embodiment; -
FIG. 14 is a timing chart showing the timing of operations continuing from the ΔΣ computation to the output of the PWM signal in the electronic musical instrument according to the embodiment; and -
FIG. 15 is a timing chart showing variations of a one-sampling period Fsd of digital audio data output from a sound source circuit at a stage precedent to the ΔΣ modulator in the electronic musical instrument according to the embodiment. - One embodiment of the present invention will be described in detail below with reference to the drawings.
-
FIG. 1 is a block diagram showing the overall configuration of an electronic musical instrument with a D/A converter (DAC) according to the embodiment. As shown inFIG. 1 , anoperation device 11 configured by a performance operation device such as a keyboard and the like generates an operation signal and supplies it to aCPU 12 of an LSI chip CH1. TheCPU 12 is connected to aROM 13 that stores, e.g., operation programs and template data for the electronic musical instrument, asound source circuit 14 that generates digital audio data corresponding to an operation performed by theoperation device 11, and aΔΣ modulator 15 via a bus B1 in the LSI chip CH1. - The LSI chip CH1 includes a crystal oscillator (Xtal) 16 and a
PLL 17. Thecrystal oscillator 16 applies a fixed voltage to a crystal resonator CU1 external to the LSI chip CH1 to oscillate a first clock clk-xtal serving as a reference and supply it to thePLL 17 and each circuit in the LSI chip CH1. - Upon receipt of the first clock clk-xtal, the
PLL 17 oscillates a second clock clk-p11 whose frequency is higher than that of the first clock clk-xtal and supplies it to each circuit in the LSI chip CH1. - Upon receipt of the operation signal from the
operation device 11, theCPU 12 sends parameters such as pitch and volume to thesound source circuit 14. Accordingly, thesound source circuit 14 outputs their corresponding digital audio data to theΔΣ modulator 15. - The
ΔΣ modulator 15 is a main circuit of the D/A converter (DAC) according to the present embodiment. TheΔΣ modulator 15 generates a PWM signal corresponding to digital audio data input from thesound source circuit 14 and outputs it to a low-pass filter 18 outside the LSI chip CH1. - When the digital audio data input from the
sound source circuit 14 is, for example, 32 bits, theΔΣ modulator 15 performs a ΔΣ computation process of converting the digital audio data into 3-bit digital data to output a five-stage PWM signal. To do so, 15 periods (15 steps) of the second clock clk-pll are required. - The low-
pass filter 18 is included in the D/A converter (DAC) of the present embodiment. Using a series RC circuit as shown inFIG. 1 , the low-pass filter 18 converts the PWM signal into an analog audio signal and outputs it to an amplifier (amp) 19. It is desirable to use a differential amplifier as theamplifier 19 as will be described later. - The
amplifier 19 amplifies the analog audio signal with an appropriate amplification factor. In response to the amplified analog audio signal, aspeaker 20 is driven to emit sound. -
FIG. 2 is a block diagram showing a configuration of a modification to the D/A converter according to the embodiment of the present invention without using the electronic musical instrument shown inFIG. 1 . In this modification, serial audio data DATA, a clock LRCK to distinguish between R and L channels of an audio signal, and a bit clock BCK are supplied to a shift register (SFR) 21 in an LSI chip CH2 in conformity with, e.g., the Inter-IC Sound (I2S) standard. The audio data held in theshift register 21 is read in aΔΣ modulator 22 as parallel data in accordance with the clocks. - The LSI chip CH2 includes a crystal oscillator (Xtal) 23 and a
PLL 24. Thecrystal oscillator 23 applies a fixed voltage to a crystal resonator CU2 external to the LSI chip CH2 to oscillate a first clock clk-xtal serving as a reference and supply it to thePLL 24 and each circuit in the LSI chip CH2. - Upon receipt of the clock clk-xtal, the
PLL 24 oscillates a second clock clk-pll whose frequency is higher than that of the first clock and supplies it to theΔΣ modulator 22. - The
ΔΣ modulator 22 is a main circuit of the D/A converter (DAC) according to the present embodiment. TheLE modulator 22 generates a PWM signal corresponding to digital audio data read out of theshift register 21 and outputs it to a low-pass filter 25 outside the LSI chip CH2. - The low-
pass filter 25 is included in the D/A converter (DAC) of the present embodiment. Using a series RC circuit as shown inFIG. 2 , for example, the low-pass filter 25 converts the PWM signal into an analog audio signal and outputs it to an amplifier (amp) 26. It is desirable to use a differential amplifier as theamplifier 26 as will be described later. - The
amplifier 26 amplifies the analog audio signal with an appropriate amplification factor. In response to the amplified analog audio signal, aspeaker 27 is driven to emit sound. -
FIG. 3 is a timing chart illustrating the relationship among the first clock clk-xtal ((B) inFIG. 3 ), the second clock clk-pll ((A) inFIG. 3 ) and the PWM signal generated by the DE modulator 15 (22). - In
FIG. 3 , the frequency of the first clock clk-xtal is four times as high as that of the second clock clk-pll. - When the PWM signal generated by performing ΔΣ computation by the ΔΣ modulator 15 (22) using the second clock clk-pll, the frequency of the second clock clk-pll needs to be an integral multiple of that of the first clock clk-xtal.
- The PWM signals generated from the ΔΣ modulator 15 (22) are exemplified in (C) to (E) in
FIG. 3 . - In
FIG. 3 , (C) indicates that the “H” section of the PWM signal corresponds to the duration of eight periods of the first clock clk-xtal. - Similarly, in
FIG. 3 , (D) indicates that the “H” section of the PWM signal correspond to the duration of six periods of the first clock clk-xtal and (E) indicates that the “H” section of the PWM signal correspond to the duration of four periods of the first clock clk-xtal. - As shown in
FIG. 3 , the PWM signal is outputted with its minimum variation duration as one period of the first clock clk-xtal at both the rising timing and falling timing. -
FIG. 4 is a block diagram chiefly showing a configuration of theΔΣ modulator 15. - The digital audio data output from the
sound source circuit 14 is input to a low-pass filter (LPF) 15A of theΔΣ modulator 15. The low-pass filter 15A operates at a frequency that is an M (M is an integer) multiple of the frequency Fsd of the input digital audio data based upon the second clock clk-pll from thePLL 17, and outputs the audio data to aΔΣ computation circuit 15B. - The
ΔΣ computation circuit 15B samples the outputs of the low-pass filter 15A at a frequency that is an N (N is a given number that varies dynamically) multiple of the frequency Fsd in accordance with the timing of a signal sync which is supplied from anoutput circuit 15C (described later) and synchronized with the period of the PWM signal. - The value of N may be a value that varies dynamically excluding an integer or driven by a clock of the spread spectrum clock generator (SSCG) used in the
PLL 17. However, the value should fall within a range almost corresponding to the performance of noise shaping and a required frequency band and is usually set to 16 or more. - The
ΔΣ computation circuit 15B performs the ΔΣ computation at high speed at a frequency Fsp corresponding to the first clock clk-xtal based upon the second clock clk-pll and supplies theoutput section 15C with a signal of a quantization value corresponding to the digital audio data. - The
output section 15C generates a PWM signal corresponding to the quantization signal from theΔΣ computation circuit 15B at a frequency Fsp corresponding to the first clock clk-xtal supplied from thecrystal oscillator 16, and outputs the PWM signal to the low-pass filter 18 in the subsequent stage and outputs a signal sync to control the input timing for theΔΣ computation circuit 15B. -
FIG. 5 is a diagram showing a circuit provided in theΔΣ computation circuit 15B and theoutput circuit 15C to generate various timing signals. Theoutput circuit 15C includes acounter 31 and a multi-input ANDcircuit 32. The counter 31 counts the first clock clk-xtal and outputs the signal sync as the output of the multi-input ANDcircuit 32 when the bit level of each count value becomes high, or whenever the processing for each sampling starts. - The
ΔΣ computation circuit 15B includes flip-flops (FF) 33 and 34 of two stages and an ANDcircuit 35. The first-stage flip-flop 33 is supplied with the signal sync from theoutput circuit 15C. The flip-flops flop 34 is supplied with a signal of shift output ff1 of the first-stage flip-flop 33. The signal is inverted and supplied to the ANDcircuit 35. - The AND
circuit 35 is supplied with a signal clr_en of the shift output of the second-stage flip-flop 34. The logical OR output of the ANDcircuit 35 is used as a timing signal sg_start to start the ΔΣ computation (described later). -
FIG. 6 is a diagram specifically showing a configuration of a computation circuit of theΔΣ computation circuit 15B. As shown inFIG. 6 , theΔΣ computation circuit 15B includes a subtracter (−) 41, adders (+) 42, 44, 46, 47 and 51, delay devices (Z−1) 43, 48, 52 and 54,multipliers quantizer 53. - The digital audio data supplied from the low-
pass filter 15A in the preceding stage is subtracted by thesubtracter 41 by the output of thedelay device 54 that delays the output of thequantizer 41, and a difference corresponding to the subtraction is supplied to theadder 42. Theadder 42 adds to the difference an output z0 of thedelay device 43 that delays its own output and supplies the sum to thedelay device 43,adder 44 andmultiplier 45. - The
multiplier 45 multiplies the output of theadder 42 by coefficient k0 and supplies the product to theadder 46. Theadder 46 adds the outputs of themultipliers 45 and 49 and supplies the sum to theadder 47. - The
adder 47 adds the output of theadder 46 and the output z1 of thedelay device 48 that delays its own output, and supplies the sum to thedelay device 48,adder 44 andmultiplier 50. Themultiplier 50 multiplies the output of theadder 47 by coefficient k1 and supplies the product to theadder 51. - The
adder 51 adds the output of themultiplier 50 and the output z2 of thedelay device 52 that delays its own output, and supplies the sum to thedelay device 52,adder 44 and multiplier 49. The multiplier 49 multiplies the output of theadder 51 by coefficient a0 and supplies the product to theadder 51. - The
adder 44 adds the outputs of theadders quantizer 53 to quantize the sum. Then, a signal output from thequantizer 53 is supplied to theoutput circuit 15C in the subsequent stage as the output of theΔΣ computation circuit 15B and to thedelay device 54. Thedelay device 54 delays the output of thequantizer 53 and supplies the delayed output z3 to thesubtracter 41 as a subtrahend to feed back the input negatively. - If e is quantization noise, the characteristics of quantization noise e in output y of the
quantizer 53 are given by the following equation. -
-
FIG. 7 is a graph showing noise shaping frequency characteristics shown by the graph of the quantization noise e given by the above equation. InFIG. 7 , the horizontal axis represents angular velocity and the vertical axis represents a noise signal level (Quantization Noise) [dB]. If a required amount of noise shaving is −100 [dB], an audible band is a range corresponding to about 0.06 (= 1/16) of the angular velocity. - In other words, the sampling rate Fsp of a noise shaper is required about sixteen times as high as the sampling frequency Fsd of the digital audio data.
-
FIG. 8 is a block diagram showing a case where the computation process shown inFIG. 6 is performed by a specific hardware circuit. - The signal sync and second clock clk-pll shown in
FIGS. 4 and 5 are input to acontroller 61. Thecontroller 61 includes an m counter (mcnt) 61A to count the clock clk-pll and performs the following control of each circuit. Specifically, thecontroller 61 latches and enables the register, selects a selector and selects a parameter. - The count value of the
m counter 61A is reset by a signal clr_en generated by delaying the signal sync, and the second clock clk-pll is counted. - The
ΔΣ computation circuit 15B includesregisters constant generator 69, aquantizer 70 and registers 71A-71D for delay. - The
selector 66 receives digital audio data from the low-pass filter 15A in the preceding stage. Theselector 66 also receives signals from theselector 65 and themultiplier 67 and supplies one value selected in accordance with thecontroller 61 to theadder 68. - The
adder 68 receives a hold value of the register (AC) 62. Thecontroller 61 controls theadder 68 to supply a sum, which is obtained by thecontroller 61, to theselector 64 and the registers (z0-z3) 71A-71D used in thedelay devices FIG. 6 . - The hold values of the
registers 71A-71D are input to theselector 65. Thecontroller 61 controls theselector 65 to select one of the hold values and supply the selected one to theselector 66 and themultiplier 67. - The
multiplier 67 multiplies the output of theselector 65 by one of parameter constants k0, k1 and a0 that are generated from the parameterconstant generator 69 and supplies the product to theselector 66. - The
controller 61 controls theselector 64 to select one of the outputs of theadder 68 and the quantizer 70 (53) and hold it in the register (AC) 62. The hold value is read out of theregister 62 and supplied to thequantizer 70 and theadder 68. - Then, the computation result of the
ΔΣ computation circuit 15B is supplied to theselector 64 from thequantizer 70 and also held in the register (DR) 63. A value of the held result is read out of theregister 63 and supplied to theoutput circuit 15C in the subsequent stage. -
FIG. 9 shows the contents of the computation process performed by the hardware circuit shown inFIG. 8 in correspondence with the count values of them counter 61A of thecontroller 61. Them counter 61A is a basic counter that controls the operation of theΔΣ computation circuit 15B and takes count values of “0” to “16.” - More specifically, the
m counter 61A is reset to “0” in response to the signal sync from theoutput circuit 15C and then counts up one by one (+1) in response to the second clock clk-pll. When them counter 61A counts up to the maximum value of “16,” it holds the count value “16” until it is reset. - When the count value of the
m counter 61A is “16,” them counter 61A stands by to perform a reset operation in response to the signal sync. - When the count value of the
m counter 61A is “16,” the ΔΣ computation can be executed for a second sample subsequent to a first sample to be input, or the ΔΣ computation is not under execution. - When the count value of the
m counter 61A is “0” to “15,” the ΔΣ computation cannot be executed for a second sample subsequent to a first sample to be input, or the ΔΣ computation is under execution. When the count value of them counter 61A is “0” to “15,” them counter 61A is so controlled that it is not reset to “0” even though it receives the signal sync. Thus, the ΔΣ computation is not executed for the second sample when the count value of them counter 61A is “0” to “15.” - The ΔΣ modulator (DAC) 15 determines whether the ΔΣ computation can be executed for the subsequent sample in accordance with the count value of the
m counter 61A. In other words, the ΔΣ modulator (DAC) 15 performs a process to determine whether the ΔΣ computation is under execution or not. - The contents of computation performed by the
controller 61 in theΔΣ computation circuit 15B and corresponding to the count values “0” to “15” of them counter 61A will be described in brief. - 0: When the
m counter 61A is reset to “0” in response to the signal sync, theselector 65 selects the delayed value z3 held in theregister 71D and theselector 66 selects a selection result of theselector 65 and input data from the low-pass filter 15A in sequence. Theadder 68 adds the selection results, theselector 64 selects the sum thereof and theregister 62 holds it. - 1: The
selector 65 selects the delayed value z0 held in theregister 71A and theselector 66 selects a selection result of theselector 65. Theadder 68 adds the selection result of theselector 66 and the value held in theregister 62 and theregister 71A holds the sum thereof. - 2: The
selector 65 selects the delayed value z2 held in theregister 71C, the parameterconstant generator 69 outputs a parameter constant a0 and themultiplier 67 multiplies these values together. Theregister 62 holds a product obtained by the multiplication through theselector 66,adder 68 andselector 64. - 3: The
selector 65 selects the delayed value z0 held in theregister 71A, the parameterconstant generator 69 outputs a parameter constant a0 and themultiplier 67 multiplies these values together. Theregister 66 selects a product obtained by the multiplication, reads the value out of theregister 62 and supplies it to theadder 68. Theadder 68 adds these two values and theregister 62 holds the sum thereof again through theselector 64. - 4: The
selectors register 71B and supply it to theadder 68. They also read a value out of theregister 62 and supply it to theadder 68. Theadder 68 adds these two values and theregister 71B holds the sum thereof again. - 5: The
selector 65 selects the delayed value z1 held in theregister 71B, the parameterconstant generator 69 outputs a parameter constant k1 and themultiplier 67 multiplies these values together. Theregister 62 holds a product obtained by the multiplication through theselector 66,adder 68 andselector 64. - 6: The
selectors register 71C and supply it to theadder 68. They also read a value out of theregister 62 and supply it to theadder 68. Theadder 68 adds these two values and theregister 71C holds the sum thereof again. - 7: The
selectors registers 71A to 71C and supply them in serial to theadder 68. Theadder 68 adds these three values and theregister 62 holds the sum thereof through theselector 64. - 8: A value is read out of the
register 62 and supplied to thequantizer 70 for quantization. Thequantizer 70 supplies its output to theoutput circuit 15C in the subsequent stage through theregister 63. - 9: The output of the
quantizer 70 is held in theregister 71D through theselector 64, register 62 andadder 68. - 10-15: Stand by without doing anything.
- The foregoing ΔΣ computation process is performed in synchronization with the signal sync generated for each PWM period (Fsp) and in accordance with the count value mcnt of the
m counter 61A that performs a count operation in response to the second clock clk-pll. - The configuration of a hardware circuit of the output (PWM)
circuit 15C located in a stage subsequent to theΔΣ computation circuit 15B will be described specifically with reference toFIG. 10 . - The
output circuit 15C includes ann counter 81 that performs a count operation in response to the first clock clk-xtal,decoders n counter 81, a register (PR) 84, aselector 86 and flip-flops (DFF) 87 and 88. - The
decoder 82 detects that the value of then counter 81 is “0” to generate the signal sync. Thedecoder 83 detects that the value of then counter 81 is “15” to output a latch enable signal LE to theregister 84. - In response to the latch enable signal LE from the
decoder 83, theregister 84 latches a result of quantization output from the register (DR) 63 of theΔΣ computation circuit 15B in the preceding stage and outputs the latched value to theselector 86. - The
decoders 85A to 85E supplies theselector 86 with pulse signals whose pulse durations are 0%, 25%, 50%, 75% and 100% based upon the count value of then counter 81. - The
selector 86 selects one of the pulse signals output from thedecoders 85A to 85E in response to a quantization signal generated from theregister 84 to supply its forward-rotation signal to the flip-flop 87 and supply its reverse-rotation signal to the flip-flop 88. - The flip-
flops selector 86 in response to the first clock clk-xtal and supply a positive signal and a negative signal. -
FIG. 11 is a diagram illustrating an analog-conversion circuit 90 that converts a balanced PWM signal as shown inFIG. 10 into an analog signal. The analog-conversion circuit 90 corresponds to the low-pass filter 18 and theamplifier 19 shown inFIG. 1 . - As shown in
FIG. 11 , the positive signal output from the flip-flop 87 is supplied to the positive (+) input terminal of a differential amplifier (op. amp.) via a series RC circuit of a resistor R11 and a capacitor C11. - On the other hand, the negative signal output from the flip-
flop 88 is supplied to the negative (−) input terminal of the differential amplifier via a series RC circuit of a resistor R12 and a capacitor C12. - A resistor R13 is connected between the output terminal and positive (+) input terminal of the
differential amplifier 91. Positive feedback is thus applied to thedifferential amplifier 91. Then, for example, thespeaker 20 shown inFIG. 1 emits sound as audio signal into which the output of thedifferential amplifier 91 is converted. - An operation of the foregoing embodiment will be described below.
-
FIG. 12 is a timing chart chiefly illustrating the operation timing of theΔΣ computation circuit 15B in the case where a section corresponding to a period of the PWM signal is relatively long. - The signal sync shown in (B) of
FIG. 12 is generated for each period of an integral multiple of the first clock clk-xtal shown in (A) ofFIG. 12 , as described with reference toFIG. 10 . The same is true of the PWM period, and the PWM period is a period of an integral multiple of the first clock clk-xtal. - The signal sync supports the start of computation in the
ΔΣ computation circuit 15B. The ΔΣ computation performed by theΔΣ computation circuit 15B is based upon the clock clk-pll shown in (F) ofFIG. 12 , whose speed is higher than that of the clock clk-xtal and which is asynchronous with the clock clk-xtal. - In the
ΔΣ computation circuit 15B that has received the signal sync, the flip-flops FIG. 12 and a further delayed signal clr_en as shown in (D) ofFIG. 12 . - In response to the signal clr_en, as a clear enable signal of the
m counter 61A that is a counter for a basic operation of the ΔΣ computation, whose count values are shown in (G) ofFIG. 12 , them counter 61A is reset to “0” with timing t14 inFIG. 12 . After that, the ΔΣ computation is started and executed as described with reference toFIGS. 8 and 9 . InFIG. 12 , (H) represents the execution period of the ΔΣ computation. - Furthermore, as shown in (I) of
FIG. 12 , a storage period is set in the register (DR) 63 provided in the output stage of theΔΣ computation circuit 15B. During this period, the computation circuit stands by to start the next ΔΣ computation. - During the above period, the register (PR) 84 alongside the
output circuit 15C receives a result of the computation. Since setup time Ts and hold time Th are sufficient, data can be transferred without any synchronous operation. - The setup time Ts and hold time Th depend upon the relationship in frequency between the clock clk-xtal and clock clk-pll. The hold time of the register (DR) 63 to hold the computation result is relatively long, and the frequency of each of the clock clk-xtal and clock clk-pll can be selected within a broad range in which the setup time Ts and hold time Th are compensated.
-
FIG. 13 is a timing chart chiefly illustrating the operation timing of theΔΣ computation circuit 15B in the case where a section corresponding to a period of the PWM signal is relatively short. In this case, the period of the clock clk-xtal is relatively shorter than that of the clock clk-pll as shown in (A) ofFIG. 13 , with the result that a signal sync is generated as shown in (B) ofFIG. 13 regardless of the ΔΣ computation. - However, when the count value of the
m counter 61A is “0” to “15” during the execution of the ΔΣ computation, a signal sync is not received. Thus, the ΔΣ computation is executed continuously without interruption. - The result of the ΔΣ computation is held in the register (DR) 63 as shown in (I) of
FIG. 13 . In this case, too, the period Fsp is short. In the output (PWM)circuit 15C, therefore, the register (PR) 84 reads the same computation result twice in response to a signal sync input in a short period and hold it, and the same PWM signal may be generated, but no performance problem will not occur. - Specifically, except that the setup time Ts and hold time Th are both extremely short and except for the multiple of the frequency of the clock clk-xtal and clock clk-pll, the ratio of the frequency of clock clk-xtal to that of clock clk-pll can be selected within a wide range, and the present embodiment is adaptable to continuous modulation.
-
FIG. 14 is a timing chart showing ΔΣ computation of theΔΣ computation circuit 15B, transmission/receipt of computation results between theΔΣ computation circuit 15B and theoutput circuit 15C, and the PWM signal output timing of theoutput circuit 15C, which corresponds toFIGS. 12 and 13 . - As shown in (A) of
FIG. 14 , theΔΣ computation circuit 15B executes first ΔΣ computation until timing t32 after first wait time a from timing t31 of signal sync to signal clr_en. - As shown in (B) of
FIG. 14 , the register (DR) 63 on the output side of theΔΣ computation circuit 15B holds a result of the ΔΣ computation with a sufficient time duration including first wait time b from timing t32 to timing t33 of the next signal sync and delayed time from timing t33 to the start of the subsequent ΔΣ computation and also including the execution of second ΔΣ computation. - Therefore, as shown in (C) of
FIG. 14 , theoutput circuit 15C can output a PWM signal, converts it into an analog signal through a low-pass filter in the subsequent stage and outputs the analog signal, using the PWM period effectively. -
FIG. 15 shows variations of a one-sampling period Fsd of digital audio data output from thesound source circuit 14 at a stage precedent to theΔΣ modulator 15. - Consider that fluctuations F occur as shown in
FIG. 15 when one-sampling period Fsd of digital audio data is long ((A) ofFIG. 15 ), normal ((B) ofFIG. 15 ) and short ((C) ofFIG. 15 ) due to the SSCG of the Pll, jitters and the like. - The
ΔΣ computation circuit 15B and theoutput circuit 15C of theLE modulator 15 are performed at the period of the ΔΣ computation shown in (D) ofFIG. 15 , namely the PWM period based upon the clock clk-xtal whose period does not vary. As described above, ΔΣ computation results are transferred between theΔΣ computation circuit 15B and theoutput circuit 15C to absorbing variations due to the fluctuations F, with the result that D/A conversion can be made without degrading output precision. - As described in detail, according to the present embodiment, a process can be performed in whatever frequency combination of a first clock of a crystal oscillator as a reference and a second clock of a PLL whose frequency is higher than that of the first clock.
- In the foregoing embodiment, since the
PLL 17 uses a spread spectrum clock generator (SSCG), radiated electromagnetic noise can greatly be reduced. - Furthermore, in the foregoing embodiment, the differential amplifier amplifies an analog signal generated from a PWM signal in the output stage. Thus, noise can be reduced by eliminating bipolar noise that is caused in general digital processing and in an interconnect transmission path.
- If a sound source using a D/A converted as described above is built in various electronic instruments and information processing devices such as a personal computer, high-quality sound in which both a wide dynamic range and low noise are mutually compatible can be generated.
- Specific embodiments of the present invention were described above, but the present invention is not limited to the above embodiments, and modifications, improvements, and the like within the scope of the aims of the present invention are included in the present invention. It will be apparent to those skilled in the art that various modification and variations can be made in the present invention without departing from the spirit or scope of the invention. Thus, it is intended that the present invention cover modifications and variations that come within the scope of the appended claims and their equivalents. In particular, it is explicitly contemplated that any part or whole of any two or more of the embodiments and their modifications described above can be combined and regarded within the scope of the present invention.
Claims (8)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2017-182591 | 2017-09-22 | ||
JP2017182591A JP7139588B2 (en) | 2017-09-22 | 2017-09-22 | CONVERTER, ELECTRONIC INSTRUMENT, INFORMATION PROCESSING DEVICE, CONVERSION METHOD AND PROGRAM |
Publications (2)
Publication Number | Publication Date |
---|---|
US20190096376A1 true US20190096376A1 (en) | 2019-03-28 |
US10249279B1 US10249279B1 (en) | 2019-04-02 |
Family
ID=65807791
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/124,609 Active US10249279B1 (en) | 2017-09-22 | 2018-09-07 | D/A converter, electronic musical instrument, information processing device and D/A conversion method |
Country Status (3)
Country | Link |
---|---|
US (1) | US10249279B1 (en) |
JP (1) | JP7139588B2 (en) |
CN (1) | CN109547028B (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11094307B2 (en) * | 2018-10-04 | 2021-08-17 | Casio Computer Co., Ltd. | Electronic musical instrument and method of causing electronic musical instrument to perform processing |
US20220217026A1 (en) * | 2019-09-24 | 2022-07-07 | Analog Devices International Unlimited Company | Power efficiency in an analog feedback class d modulator |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP7447571B2 (en) * | 2020-03-12 | 2024-03-12 | セイコーエプソン株式会社 | Physical quantity detection circuit, physical quantity sensor, electronic equipment, moving object, and operation method of physical quantity detection circuit |
Family Cites Families (41)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4704600A (en) * | 1985-02-04 | 1987-11-03 | Nippon Telegraph And Telephone Corporation | Oversampling converter |
JP2543095B2 (en) * | 1987-09-14 | 1996-10-16 | 松下電器産業株式会社 | Oversampling type D / A converter |
US4851841A (en) * | 1987-10-02 | 1989-07-25 | Crystal Semiconductor Corporation | Gain scaling of oversampled analog-to-digital converters |
EP0450984B1 (en) * | 1990-04-05 | 1997-09-03 | Matsushita Electric Industrial Co., Ltd. | Digital signal requantizing circuit using multi-stage noise shaping |
US5103229A (en) * | 1990-04-23 | 1992-04-07 | General Electric Company | Plural-order sigma-delta analog-to-digital converters using both single-bit and multiple-bit quantization |
US5065157A (en) * | 1990-04-06 | 1991-11-12 | General Electric Company | High order sigma delta oversampled analog-to-digital converter integrated circuit network with minimal power dissipation and chip area requirements |
US5550544C1 (en) * | 1994-02-23 | 2002-02-12 | Matsushita Electric Ind Co Ltd | Signal converter noise shaper ad converter and da converter |
US5654711A (en) * | 1995-06-07 | 1997-08-05 | Asahi Kasei Microsystems Ltd. | Analog-to-digital converter with local feedback |
JPH10173526A (en) | 1996-12-09 | 1998-06-26 | Nec Corp | Sequentially-comparing-type a/d converting circuit |
US6140952A (en) * | 1997-12-26 | 2000-10-31 | Rosemount Inc. | Delta sigma circuit with pulse width modulated offset |
US6313774B1 (en) * | 2000-05-19 | 2001-11-06 | Motorola Inc. | Delta-sigma analog-to-digital converter, and method |
JP2003110376A (en) | 2001-09-28 | 2003-04-11 | Sony Corp | Signal amplifier |
US6577258B2 (en) * | 2001-10-01 | 2003-06-10 | Nokia Corporation | Adaptive sigma-delta data converter for mobile terminals |
WO2003096542A1 (en) * | 2002-05-09 | 2003-11-20 | Neuro Solution Corp. | Digital-analog converter |
US6795005B2 (en) * | 2003-02-13 | 2004-09-21 | Texas Instruments Incorporated | Variable, adaptive quantization in sigma-delta modulators |
JP3830924B2 (en) * | 2003-07-04 | 2006-10-11 | 松下電器産業株式会社 | Cascaded delta-sigma modulator |
JP4092652B2 (en) | 2003-08-29 | 2008-05-28 | カシオ計算機株式会社 | D / A converter |
JP3718706B2 (en) * | 2003-10-28 | 2005-11-24 | 松下電器産業株式会社 | Delta-sigma modulator |
JP4122325B2 (en) * | 2004-10-01 | 2008-07-23 | 松下電器産業株式会社 | Delta-sigma modulation circuit with gain control function |
JP4852837B2 (en) | 2004-11-01 | 2012-01-11 | 日本テキサス・インスツルメンツ株式会社 | PWM driver and class D amplifier using the same |
JP2006211045A (en) * | 2005-01-25 | 2006-08-10 | Matsushita Electric Ind Co Ltd | CASCADE VARIABLE ORDER TYPE DeltaSigma MODULATOR |
US7142144B1 (en) * | 2005-05-19 | 2006-11-28 | Ami Semiconductor, Inc. | Low power sigma delta modulator |
KR100727409B1 (en) | 2006-02-02 | 2007-06-13 | 삼성전자주식회사 | Method of pulse width modulation and digital power amplifier using the same |
JP4589275B2 (en) | 2006-07-27 | 2010-12-01 | パナソニック株式会社 | Delta-sigma modulation type DA converter |
EP1971028B1 (en) * | 2007-03-16 | 2011-01-19 | austriamicrosystems AG | Signal transformation arrangement and method for signal transformation |
JP4712785B2 (en) | 2007-12-12 | 2011-06-29 | 古河電気工業株式会社 | Pulse modulator and D / A converter |
JP4888837B2 (en) | 2008-03-27 | 2012-02-29 | カシオ計算機株式会社 | D / A converter |
US7889108B2 (en) * | 2008-05-09 | 2011-02-15 | Asahi Kasei Microdevices Corporation | Hybrid delta-sigma ADC |
JP4890503B2 (en) * | 2008-06-17 | 2012-03-07 | 旭化成エレクトロニクス株式会社 | Delta-sigma modulator |
US7924194B2 (en) * | 2009-08-27 | 2011-04-12 | Texas Instruments Incorporated | Use of three phase clock in sigma delta modulator to mitigate the quantization noise folding |
JP5198427B2 (en) * | 2009-12-29 | 2013-05-15 | ザインエレクトロニクス株式会社 | Sigma delta modulator |
US8144043B2 (en) * | 2010-04-28 | 2012-03-27 | Texas Instruments Incorporated | Shaping inter-symbol-interference in sigma delta converter |
US8130127B1 (en) * | 2010-06-30 | 2012-03-06 | Cirrus Logic, Inc. | Discrete-time delta-sigma modulator with improved anti-aliasing at lower quantization rates |
CN104995842B (en) | 2013-01-18 | 2017-09-22 | 松下知识产权经营株式会社 | PWM is exported avoids control device and competition from avoiding control method and power control system with the AD competitions converted |
US8952837B2 (en) * | 2013-02-28 | 2015-02-10 | Broadcom Corporation | Multi-rate sigma delta digital-to-analog converter |
JP5958884B2 (en) | 2014-03-20 | 2016-08-02 | カシオ計算機株式会社 | D / A conversion device, D / A conversion method, and electronic musical instrument |
JP2016076918A (en) | 2014-10-03 | 2016-05-12 | 株式会社リコー | Spread spectrum clock generation device and electronic apparatus |
US9780801B2 (en) * | 2015-09-16 | 2017-10-03 | Semiconductor Components Industries, Llc | Low-power conversion between analog and digital signals using adjustable feedback filter |
US10499150B2 (en) * | 2016-07-05 | 2019-12-03 | Knowles Electronics, Llc | Microphone assembly with digital feedback loop |
US9985645B2 (en) * | 2016-08-15 | 2018-05-29 | Mediatek Inc. | Techniques for improving mismatch shaping of dynamic element matching circuit within delta-sigma modulator |
US10135459B2 (en) * | 2016-10-25 | 2018-11-20 | Analog Devices, Inc. | ADC with capacitive difference circuit and digital sigma-delta feedback |
-
2017
- 2017-09-22 JP JP2017182591A patent/JP7139588B2/en active Active
-
2018
- 2018-09-07 US US16/124,609 patent/US10249279B1/en active Active
- 2018-09-10 CN CN201811048881.9A patent/CN109547028B/en active Active
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11094307B2 (en) * | 2018-10-04 | 2021-08-17 | Casio Computer Co., Ltd. | Electronic musical instrument and method of causing electronic musical instrument to perform processing |
US20220217026A1 (en) * | 2019-09-24 | 2022-07-07 | Analog Devices International Unlimited Company | Power efficiency in an analog feedback class d modulator |
US11916707B2 (en) * | 2019-09-24 | 2024-02-27 | Analog Devices International Unlimited Company | Power efficiency in an analog feedback class D modulator |
Also Published As
Publication number | Publication date |
---|---|
CN109547028B (en) | 2023-05-23 |
JP2019057889A (en) | 2019-04-11 |
CN109547028A (en) | 2019-03-29 |
US10249279B1 (en) | 2019-04-02 |
JP7139588B2 (en) | 2022-09-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10249279B1 (en) | D/A converter, electronic musical instrument, information processing device and D/A conversion method | |
US7733151B1 (en) | Operating clock generation system and method for audio applications | |
JP5113263B2 (en) | Phase-locked loop with self-correcting phase digital transfer function | |
KR100865662B1 (en) | Noise-shaped digital frequency synthesis | |
US7205800B2 (en) | Clock frequency divider circuit | |
US7436254B2 (en) | Class D amplifier | |
JP5749372B2 (en) | Time / digital conversion using analog dithering | |
JP6812781B2 (en) | Delay circuit, count value generation circuit and physical quantity sensor | |
US5418321A (en) | Audio channel system for providing an analog signal corresponding to a sound waveform in a computer system | |
JP2006229417A (en) | Digital pll device | |
US6317457B1 (en) | Pulse density modulator | |
JP7263859B2 (en) | D/A converter, audio equipment, electronic musical instrument and D/A conversion method | |
JP4888837B2 (en) | D / A converter | |
CN110235373B (en) | D/A conversion apparatus, D/A conversion method, storage medium, electronic musical instrument, and information processing device | |
WO2024093297A1 (en) | Phase-locked loop and signal delay processing method | |
KR20060027163A (en) | Device for digital frequency synthesizing using a phase accumulator | |
US8713083B2 (en) | Digital fine delay processing | |
JPH09260951A (en) | Frequency synthesis circuit | |
JP2021007224A (en) | Delay circuit, count value generation circuit and physical quantity sensor | |
JP2015154087A (en) | Clock generation circuit, and electronic device | |
JPH05218999A (en) | Column conversion circuit | |
JPH06176499A (en) | Signal processing circuit | |
JP2000124740A (en) | Frequency synthesizer | |
JPH1098799A (en) | Mixer device and audio system using the same | |
KR20020065430A (en) | A new design method and apparatus construction of digital frequency synthesizer using phase accumulators |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: CASIO COMPUTER CO., LTD., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SAKATA, GORO;REEL/FRAME:046812/0945 Effective date: 20180831 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |