US20190074311A1 - Semiconductor device - Google Patents
Semiconductor device Download PDFInfo
- Publication number
- US20190074311A1 US20190074311A1 US15/908,789 US201815908789A US2019074311A1 US 20190074311 A1 US20190074311 A1 US 20190074311A1 US 201815908789 A US201815908789 A US 201815908789A US 2019074311 A1 US2019074311 A1 US 2019074311A1
- Authority
- US
- United States
- Prior art keywords
- semiconductor chip
- longitudinal direction
- semiconductor device
- recess portion
- grooves
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 100
- 239000011347 resin Substances 0.000 claims abstract description 38
- 229920005989 resin Polymers 0.000 claims abstract description 38
- 230000005540 biological transmission Effects 0.000 claims abstract description 6
- 239000011521 glass Substances 0.000 claims description 18
- 239000000853 adhesive Substances 0.000 claims description 14
- 230000001070 adhesive effect Effects 0.000 claims description 14
- 239000002184 metal Substances 0.000 claims description 3
- 229910052751 metal Inorganic materials 0.000 claims description 3
- 239000007788 liquid Substances 0.000 claims description 2
- 238000007789 sealing Methods 0.000 claims description 2
- 238000000034 method Methods 0.000 claims 5
- 238000005452 bending Methods 0.000 description 11
- 238000004519 manufacturing process Methods 0.000 description 2
- 230000035945 sensitivity Effects 0.000 description 2
- 230000035882 stress Effects 0.000 description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 230000001747 exhibiting effect Effects 0.000 description 1
- 230000006355 external stress Effects 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/14618—Containers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14643—Photodiode arrays; MOS imagers
- H01L27/14649—Infrared imagers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14683—Processes or apparatus peculiar to the manufacture or treatment of these devices or parts thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/562—Protection against mechanical damage
Definitions
- An embodiment described herein relates generally to a semiconductor device.
- An on-vehicle infrared sensor is configured as a semiconductor chip formed with a light-receiving element mounted on a lead frame, and packaged with mold resin. In such a sensor package, as the chip size becomes longer, bending load (external stress) becomes likely. This load can affect sensing sensitivity.
- FIG. 1 is a schematic perspective view illustrating a semiconductor device according to an embodiment
- FIG. 2 is a schematic top view illustrating the semiconductor device according to the embodiment
- FIGS. 3A and 3B are cross-sectional views taken along line A-A in FIG. 2 ;
- FIGS. 4A and 4B are schematic cross-sectional views that relate to a method of fabricating the semiconductor device according to an embodiment.
- Embodiments provide a semiconductor device having high strength with respect to a bending load.
- a semiconductor device in general, includes an elongated plate having at least a pair of grooves or protrusions, which are spaced from each other in a width direction and extend without interruption in a longitudinal direction, on a surface of the elongated plate, a semiconductor chip mounted on the surface of the elongated plate and including an element region which extends in the longitudinal direction, a resin over the semiconductor chip, the resin forming a slit that extends in the longitudinal direction of the elongated plate, leaving the element region exposed, and a transparent plate that extends in the longitudinal direction of the elongated plate and is disposed on the slit to allow light transmission.
- FIG. 1 is a schematic perspective view illustrating a semiconductor device according to an embodiment.
- FIG. 2 is a schematic top view illustrating the semiconductor device according to an embodiment.
- a glass plate 30 and a resin 40 are omitted in FIG. 2 .
- FIGS. 3A and 3B are cross-sectional views taken along line A-A in FIG. 2 .
- an X-direction is a width direction of the semiconductor device and a Y-direction orthogonal to the X-direction is a longitudinal direction of the semiconductor device.
- a Z-direction shown in FIG. 1 is orthogonal to the X-direction and the Y-direction, and is a thickness direction of the semiconductor device.
- the semiconductor device according to the embodiment is formed in a rectangular shape when viewed from the top, and the size of the semiconductor device in the longitudinal direction (Y-direction) is larger than the size thereof in the width direction (X-direction).
- the semiconductor device includes a lead frame 10 , a semiconductor chip 21 , a resin 40 , and a glass plate 30 .
- the lead frame 10 includes one die pad 11 and a plurality of terminals 12 .
- the die pad 11 is an elongated plate made of metal and having a rectangular shape, and the size of the die pad 11 in the longitudinal direction (Y-direction) is larger than the size thereof in the width direction (X-direction).
- the plurality of terminals 12 is spaced from the die pad 11 , and disposed around the die pad 11 .
- the terminal 12 in an embodiment is made of the same metal as the die pad 11 .
- the semiconductor chip 21 is mounted on an upper surface of the die pad 11 .
- the semiconductor chip 21 is bonded onto the upper surface of the die pad 11 with a bonding material (not illustrated).
- the semiconductor chip 21 is formed in a rectangular shape extending in the longitudinal direction (Y-direction) of the die pad 11 , and the size of the semiconductor chip 21 in the longitudinal direction (Y-direction) is larger than the size thereof in the width direction (X-direction).
- an element region 22 is formed to extend in the longitudinal direction (Y-direction).
- the element region 22 comprises light-receiving elements that sense infrared rays for example.
- the plurality of light-receiving elements is arranged in the element region (which is the sensing surface) 22 along the longitudinal direction (Y-direction).
- a plurality of electrode pads 71 is formed around the element region 22 on the upper surface of the semiconductor chip 21 .
- the electrode pads 71 are connected to the terminals 12 of the lead frame 10 using wires 70 .
- the plurality of wires 70 corresponds to the number of the plurality of electrode pads 71 and the number of the plurality of terminals 12 . In FIG. 2 , the wires 70 are partially illustrated.
- a copper plate 23 around the element region 22 on the upper surface of the semiconductor chip 21 continuously surrounds the element region 22 , for example.
- the plate 23 is formed in a region between the region in which the plurality of electrode pads 71 are disposed and the element region 22 .
- first grooves 51 are formed on the upper surface of the die pad 11 .
- the pair of grooves are spaced from each other in the width direction (X-direction) of the die pad 11 and continuously extend without interruption in the longitudinal direction (Y-direction).
- the depth of the groove 51 is smaller than the half of the thickness of the die pad 11 .
- the semiconductor chip 21 is mounted in a region between the pair of grooves 51 on the upper surface of the die pad 11 .
- the number of the groove 51 disposed on one side of the semiconductor chip 21 in the width direction is equal to the number of the groove 51 disposed on the other side of the semiconductor chip.
- one groove 51 is disposed on the left side of the semiconductor chip 21 and the other groove 51 is disposed on the right side of the semiconductor chip 21 .
- a plurality of grooves 51 may be disposed on the left side of the semiconductor chip 21 and also a plurality of grooves 51 may be disposed on the right side of the semiconductor chip 21 .
- a resin 40 is provided on the lead frame 10 .
- the resin 40 covers the upper surface of the die pad 11 , upper surfaces of the terminals 12 , the wires 70 , joint portions between the wires 70 and the terminals 12 , and joint portions between the wires 70 and the semiconductor chip 21 .
- the resin 40 is also filled in between the terminals 12 and the die pad 11 .
- the grooves 51 are filled with the resin 40 .
- the resin 40 covers the upper surface and side surfaces of the semiconductor chip 21 which are provided outside the plate 23 .
- a slit 60 is formed in the resin 40 to extend in the longitudinal direction (Y-direction).
- the slit 60 is formed as an enclosed space blocked from the external environment, and the element region 22 is exposed to the slit 60 without being covered with the resin 40 .
- the plate 23 is also exposed to the slit 60 .
- the glass plate 30 is disposed to extend in the longitudinal direction (Y-direction).
- the glass plate 30 is a transparent plate having transmission with respect to light (for example, infrared rays) in the wavelength range to be sensed by the light-receiving element formed in the element region 22 .
- a recess portion 41 is formed on the upper surface of the resin 40 , and the glass plate 30 is accommodated in the recess portion 41 .
- grooves (second grooves) 80 are formed to extend in the longitudinal direction (Y-direction).
- the grooves 80 surround continuously the periphery of the region in which the slit 60 is formed.
- An adhesive 81 is supplied into the bottom surface of the recess portion 41 and the grooves 80 so that the glass plate 30 is adhered and fixed to the resin 40 with the adhesive 81 .
- the glass plate 30 seals an opening on the upper portion of the slit 60 .
- three pairs of grooves 80 are formed in the bottom surface of the recess portion 41 at positions where the opening of the slit 60 is interposed between the grooves in the width direction.
- the number of grooves 80 disposed on one side (left side) of the opening of the slit 60 is equal to the number of grooves 80 disposed on the other side (right side).
- the size of the slit 60 in the width direction is larger than the size of the element region 22 in the width direction, and the size of the slit 60 in the longitudinal direction is also larger than the size of the element region 22 in the longitudinal direction.
- the size of the glass plate 30 in the width direction is larger than the size of the slit 60 in the width direction, and the size of the glass plate 30 in the longitudinal direction is also larger than the size of the slit 60 in the longitudinal direction.
- the bending load is absorbed more in the resin package structure than in the ceramic package structure, and thus the load can affect sensing sensitivity.
- the grooves 51 extending in the longitudinal direction are provided in the die pad 11 , it is possible to make the die pad 11 have high strength with respect to the bending load. As a result, the load applied to the semiconductor chip 21 mounted on the die pad 11 can be reduced, thereby exhibiting a stable sensing performance.
- the grooves 51 extend in the longitudinal direction without interruption in the middle, so that there is no concentration of stress occurring at discontinued portions. Further, the same number of groove 51 is disposed at the positions where the semiconductor chip 21 is interposed therebetween in the width direction, thereby maintaining the balance of strength between the left side and the right side of the semiconductor chip 21 with respect to the bending load. Therefore, this prevents an unbalanced load on the left side or the right side of the semiconductor chip 21 .
- the glass plate 30 which is harder than the resin 40 , is disposed along the longitudinal direction of the rectangular semiconductor chip 21 , so that the glass plate 30 also increases bending strength of the semiconductor device.
- any transparent resin plate may be used which is harder than the resin 40 for sealing and has high strength with respect to the bending load, without being limited to the glass plate 30 .
- the grooves 80 are formed on the bottom surface of the recess portion 41 of the resin 40 accommodating the glass plate 30 and extend in the longitudinal direction. This increases the bending strength of the semiconductor device. Since the grooves 80 are disposed in the same number at positions where the opening of the slit 60 is interposed therebetween in the width direction, the balance of strength is maintained with respect to the bending load between the left side and the right side of the slit 60 . Accordingly, this prevents an unbalanced load on the left side or the right side of the slit 60 .
- FIGS. 4A and 4B are schematic cross-sectional views illustrating a method of fabricating the semiconductor device according to an embodiment.
- the semiconductor chip 21 is bonded on the die pad 11 , and the electrode pads 71 (see, FIG. 2 ) of the semiconductor chip 21 and the terminals 12 are connected to each other with the wires 70 .
- the grooves 51 are formed on the upper surface of the die pad 11 , for example by etching, before bonding the semiconductor chip 21 .
- a jig 100 is pressed against the semiconductor chip 21 as illustrated in FIG. 4A .
- the entire jig 100 extends in the longitudinal direction of the semiconductor chip 21 .
- a lower surface of a convex portion 101 provided at the center of the jig 100 in the width direction is close contact to the plate 23 formed on the upper surface of the semiconductor chip 21 .
- the lower surface of the convex portion 101 of the jig 100 is not in contact with the element region 22 of the semiconductor chip 21 , and there is a fine gap between the lower surface of the convex portion 101 and the element region 22 .
- the jig 100 includes a plurality of protrusions 102 provided at positions where the convex portion 101 is interposed therebetween in the width direction.
- the convex portion 101 and the protrusions 102 extend continuously in the longitudinal direction of the semiconductor chip 21 .
- a liquid resin 40 is supplied to a space between the jig 100 and the semiconductor chip 21 and a space between the jig 100 and the lead frame 10 as illustrated in FIG. 4B , and then the resin 40 is cured.
- the recess portion 41 is formed on the upper surface of the resin 40 to correspond to the shape of the jig 100 , and further the grooves 80 are formed on the bottom surface of the recess portion 41 to correspond to the protrusions 102 of the jig 100 .
- FIG. 3B is the schematic cross-sectional view similar to FIG. 3A .
- At least a pair of protrusions (or ribs) 52 are formed on the upper surface of the die pad 11 .
- the pair of protrusions are spaced from each other in the width direction (X-direction) of the die pad 11 and continuously extend in the longitudinal direction (Y-direction) without interruption.
- the semiconductor chip 21 is mounted in a region between the pair of protrusions 52 on the upper surface of the die pad 11 .
- the number of protrusions 52 disposed on one side of the semiconductor chip 21 in the width direction is equal to the number of the protrusions 52 disposed on the other side of the semiconductor chip in the width direction.
- one protrusion 52 is disposed on the left side of the semiconductor chip 21 and one protrusion 52 is disposed on the right side of the semiconductor chip 21 .
- a plurality of protrusions 52 may be disposed on the left side of the semiconductor chip 21 and a plurality of protrusions 52 may be disposed on the right side of the semiconductor chip 21 .
- the protrusions 52 extending in the longitudinal direction are provided on the die pad 11 , and thus it is possible to give the die pad 11 high strength with respect to the bending load. As a result, it is possible to prevent the load from being applied to the semiconductor chip 21 mounted on the die pad 11 , thereby achieving a stable sensing performance.
- protrusions 52 extend in the longitudinal direction without interruption, there is no concentration of stress occurring at discontinued portions. Further, the same number of protrusions 52 are disposed at positions where the semiconductor chip 21 is interposed therebetween in the width direction, and thus the balance of strength is maintained between the left side and the right side of the semiconductor chip 21 with respect to the bending load. Accordingly, this prevents an unbalanced load from being concentrated on the left side or the right side of the semiconductor chip 21 .
- the element region 22 may comprise a light-emitting element and may include other elements.
- a transparent plate disposed on the slit 60 has transmission to the light emitted from the light-emitting element.
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Electromagnetism (AREA)
- Light Receiving Elements (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
Abstract
Description
- This application is based upon and claims the benefit of priority from Japanese Patent Application No. 2017-170041, filed Sep. 5, 2017, the entire contents of which are incorporated herein by reference.
- An embodiment described herein relates generally to a semiconductor device.
- An on-vehicle infrared sensor is configured as a semiconductor chip formed with a light-receiving element mounted on a lead frame, and packaged with mold resin. In such a sensor package, as the chip size becomes longer, bending load (external stress) becomes likely. This load can affect sensing sensitivity.
-
FIG. 1 is a schematic perspective view illustrating a semiconductor device according to an embodiment; -
FIG. 2 is a schematic top view illustrating the semiconductor device according to the embodiment; -
FIGS. 3A and 3B are cross-sectional views taken along line A-A inFIG. 2 ; and -
FIGS. 4A and 4B are schematic cross-sectional views that relate to a method of fabricating the semiconductor device according to an embodiment. - Embodiments provide a semiconductor device having high strength with respect to a bending load.
- In general, according to one embodiment, a semiconductor device includes an elongated plate having at least a pair of grooves or protrusions, which are spaced from each other in a width direction and extend without interruption in a longitudinal direction, on a surface of the elongated plate, a semiconductor chip mounted on the surface of the elongated plate and including an element region which extends in the longitudinal direction, a resin over the semiconductor chip, the resin forming a slit that extends in the longitudinal direction of the elongated plate, leaving the element region exposed, and a transparent plate that extends in the longitudinal direction of the elongated plate and is disposed on the slit to allow light transmission.
- Hereinafter, an embodiment of the present disclosure is described with reference to the drawings. In the respective drawings, corresponding elements are given the same reference signs.
-
FIG. 1 is a schematic perspective view illustrating a semiconductor device according to an embodiment. -
FIG. 2 is a schematic top view illustrating the semiconductor device according to an embodiment. Aglass plate 30 and aresin 40 are omitted inFIG. 2 . -
FIGS. 3A and 3B are cross-sectional views taken along line A-A inFIG. 2 . - In
FIGS. 1 and 2 , an X-direction is a width direction of the semiconductor device and a Y-direction orthogonal to the X-direction is a longitudinal direction of the semiconductor device. A Z-direction shown inFIG. 1 is orthogonal to the X-direction and the Y-direction, and is a thickness direction of the semiconductor device. - The semiconductor device according to the embodiment is formed in a rectangular shape when viewed from the top, and the size of the semiconductor device in the longitudinal direction (Y-direction) is larger than the size thereof in the width direction (X-direction).
- The semiconductor device according to the embodiment includes a
lead frame 10, asemiconductor chip 21, aresin 40, and aglass plate 30. - The
lead frame 10 includes onedie pad 11 and a plurality ofterminals 12. Thedie pad 11 is an elongated plate made of metal and having a rectangular shape, and the size of thedie pad 11 in the longitudinal direction (Y-direction) is larger than the size thereof in the width direction (X-direction). The plurality ofterminals 12 is spaced from the diepad 11, and disposed around the diepad 11. Theterminal 12 in an embodiment is made of the same metal as the diepad 11. - The
semiconductor chip 21 is mounted on an upper surface of thedie pad 11. Thesemiconductor chip 21 is bonded onto the upper surface of thedie pad 11 with a bonding material (not illustrated). - The
semiconductor chip 21 is formed in a rectangular shape extending in the longitudinal direction (Y-direction) of thedie pad 11, and the size of thesemiconductor chip 21 in the longitudinal direction (Y-direction) is larger than the size thereof in the width direction (X-direction). - On an upper surface of the
semiconductor chip 21, anelement region 22 is formed to extend in the longitudinal direction (Y-direction). Theelement region 22 comprises light-receiving elements that sense infrared rays for example. The plurality of light-receiving elements is arranged in the element region (which is the sensing surface) 22 along the longitudinal direction (Y-direction). - As illustrated in
FIG. 2 , a plurality ofelectrode pads 71 is formed around theelement region 22 on the upper surface of thesemiconductor chip 21. Theelectrode pads 71 are connected to theterminals 12 of thelead frame 10 usingwires 70. The plurality ofwires 70 corresponds to the number of the plurality ofelectrode pads 71 and the number of the plurality ofterminals 12. InFIG. 2 , thewires 70 are partially illustrated. - A
copper plate 23 around theelement region 22 on the upper surface of thesemiconductor chip 21 continuously surrounds theelement region 22, for example. Theplate 23 is formed in a region between the region in which the plurality ofelectrode pads 71 are disposed and theelement region 22. - At least a pair of grooves (first grooves) 51 are formed on the upper surface of the
die pad 11. The pair of grooves are spaced from each other in the width direction (X-direction) of thedie pad 11 and continuously extend without interruption in the longitudinal direction (Y-direction). For example, the depth of thegroove 51 is smaller than the half of the thickness of thedie pad 11. - The
semiconductor chip 21 is mounted in a region between the pair ofgrooves 51 on the upper surface of thedie pad 11. The number of thegroove 51 disposed on one side of thesemiconductor chip 21 in the width direction is equal to the number of thegroove 51 disposed on the other side of the semiconductor chip. - In the example shown in
FIGS. 2 and 3A , onegroove 51 is disposed on the left side of thesemiconductor chip 21 and theother groove 51 is disposed on the right side of thesemiconductor chip 21. A plurality ofgrooves 51 may be disposed on the left side of thesemiconductor chip 21 and also a plurality ofgrooves 51 may be disposed on the right side of thesemiconductor chip 21. - As illustrated in
FIG. 3A , aresin 40 is provided on thelead frame 10. Theresin 40 covers the upper surface of thedie pad 11, upper surfaces of theterminals 12, thewires 70, joint portions between thewires 70 and theterminals 12, and joint portions between thewires 70 and thesemiconductor chip 21. Theresin 40 is also filled in between theterminals 12 and thedie pad 11. Thegrooves 51 are filled with theresin 40. Theresin 40 covers the upper surface and side surfaces of thesemiconductor chip 21 which are provided outside theplate 23. - A
slit 60 is formed in theresin 40 to extend in the longitudinal direction (Y-direction). Theslit 60 is formed as an enclosed space blocked from the external environment, and theelement region 22 is exposed to theslit 60 without being covered with theresin 40. Theplate 23 is also exposed to theslit 60. - On the
slit 60, theglass plate 30 is disposed to extend in the longitudinal direction (Y-direction). Theglass plate 30 is a transparent plate having transmission with respect to light (for example, infrared rays) in the wavelength range to be sensed by the light-receiving element formed in theelement region 22. - As illustrated in
FIG. 3A , arecess portion 41 is formed on the upper surface of theresin 40, and theglass plate 30 is accommodated in therecess portion 41. In the bottom surface of therecess portion 41, grooves (second grooves) 80 are formed to extend in the longitudinal direction (Y-direction). For example, thegrooves 80 surround continuously the periphery of the region in which theslit 60 is formed. - An adhesive 81 is supplied into the bottom surface of the
recess portion 41 and thegrooves 80 so that theglass plate 30 is adhered and fixed to theresin 40 with the adhesive 81. Theglass plate 30 seals an opening on the upper portion of theslit 60. - In the example shown in
FIG. 3A , three pairs of grooves 80 (sixgrooves 80 in total) are formed in the bottom surface of therecess portion 41 at positions where the opening of theslit 60 is interposed between the grooves in the width direction. The number ofgrooves 80 disposed on one side (left side) of the opening of theslit 60 is equal to the number ofgrooves 80 disposed on the other side (right side). - The size of the
slit 60 in the width direction is larger than the size of theelement region 22 in the width direction, and the size of theslit 60 in the longitudinal direction is also larger than the size of theelement region 22 in the longitudinal direction. The size of theglass plate 30 in the width direction is larger than the size of theslit 60 in the width direction, and the size of theglass plate 30 in the longitudinal direction is also larger than the size of theslit 60 in the longitudinal direction. - As the size of the chip in the longitudinal direction becomes longer, the bending load is absorbed more in the resin package structure than in the ceramic package structure, and thus the load can affect sensing sensitivity. According to an embodiment, since the
grooves 51 extending in the longitudinal direction are provided in thedie pad 11, it is possible to make thedie pad 11 have high strength with respect to the bending load. As a result, the load applied to thesemiconductor chip 21 mounted on thedie pad 11 can be reduced, thereby exhibiting a stable sensing performance. - In addition, the
grooves 51 extend in the longitudinal direction without interruption in the middle, so that there is no concentration of stress occurring at discontinued portions. Further, the same number ofgroove 51 is disposed at the positions where thesemiconductor chip 21 is interposed therebetween in the width direction, thereby maintaining the balance of strength between the left side and the right side of thesemiconductor chip 21 with respect to the bending load. Therefore, this prevents an unbalanced load on the left side or the right side of thesemiconductor chip 21. - In addition, the
glass plate 30, which is harder than theresin 40, is disposed along the longitudinal direction of therectangular semiconductor chip 21, so that theglass plate 30 also increases bending strength of the semiconductor device. As a transparent plate for closing the opening of theslit 60, any transparent resin plate may be used which is harder than theresin 40 for sealing and has high strength with respect to the bending load, without being limited to theglass plate 30. - Further, the
grooves 80 are formed on the bottom surface of therecess portion 41 of theresin 40 accommodating theglass plate 30 and extend in the longitudinal direction. This increases the bending strength of the semiconductor device. Since thegrooves 80 are disposed in the same number at positions where the opening of theslit 60 is interposed therebetween in the width direction, the balance of strength is maintained with respect to the bending load between the left side and the right side of theslit 60. Accordingly, this prevents an unbalanced load on the left side or the right side of theslit 60. -
FIGS. 4A and 4B are schematic cross-sectional views illustrating a method of fabricating the semiconductor device according to an embodiment. - As illustrated in
FIG. 4A , thesemiconductor chip 21 is bonded on thedie pad 11, and the electrode pads 71 (see,FIG. 2 ) of thesemiconductor chip 21 and theterminals 12 are connected to each other with thewires 70. - The
grooves 51 are formed on the upper surface of thedie pad 11, for example by etching, before bonding thesemiconductor chip 21. - After die bonding and wire bonding of the
semiconductor chip 21, ajig 100 is pressed against thesemiconductor chip 21 as illustrated inFIG. 4A . - The
entire jig 100 extends in the longitudinal direction of thesemiconductor chip 21. A lower surface of aconvex portion 101 provided at the center of thejig 100 in the width direction is close contact to theplate 23 formed on the upper surface of thesemiconductor chip 21. The lower surface of theconvex portion 101 of thejig 100 is not in contact with theelement region 22 of thesemiconductor chip 21, and there is a fine gap between the lower surface of theconvex portion 101 and theelement region 22. - In addition, the
jig 100 includes a plurality ofprotrusions 102 provided at positions where theconvex portion 101 is interposed therebetween in the width direction. Theconvex portion 101 and theprotrusions 102 extend continuously in the longitudinal direction of thesemiconductor chip 21. - In the state where the lower surface of the
convex portion 101 is close contact with theplate 23, aliquid resin 40 is supplied to a space between thejig 100 and thesemiconductor chip 21 and a space between thejig 100 and thelead frame 10 as illustrated inFIG. 4B , and then theresin 40 is cured. - Since an area including the
element region 22 inside theplate 23 is covered with theconvex portion 101 of thejig 100, theresin 40 does not flow into the area inside theplate 23. Therefore, theelement region 22 is not covered with theresin 40. - The
recess portion 41 is formed on the upper surface of theresin 40 to correspond to the shape of thejig 100, and further thegrooves 80 are formed on the bottom surface of therecess portion 41 to correspond to theprotrusions 102 of thejig 100. - Thereafter, an adhesive is applied to the bottom surface of the
recess portion 41 and into thegrooves 80. At this time, the adhesive partially remains in thegrooves 80. Therefore, even when a sufficient amount of adhesive is applied into therecess portion 41 for adhesion between theglass plate 30 and theresin 40, it is possible to prevent the adhesive from overflowing into theslit 60 when theglass plate 30 is pressed against theresin 40. -
FIG. 3B is the schematic cross-sectional view similar toFIG. 3A . - At least a pair of protrusions (or ribs) 52 are formed on the upper surface of the
die pad 11. The pair of protrusions are spaced from each other in the width direction (X-direction) of thedie pad 11 and continuously extend in the longitudinal direction (Y-direction) without interruption. - The
semiconductor chip 21 is mounted in a region between the pair ofprotrusions 52 on the upper surface of thedie pad 11. The number ofprotrusions 52 disposed on one side of thesemiconductor chip 21 in the width direction is equal to the number of theprotrusions 52 disposed on the other side of the semiconductor chip in the width direction. - In the example shown in
FIG. 3B , oneprotrusion 52 is disposed on the left side of thesemiconductor chip 21 and oneprotrusion 52 is disposed on the right side of thesemiconductor chip 21. In this case, a plurality ofprotrusions 52 may be disposed on the left side of thesemiconductor chip 21 and a plurality ofprotrusions 52 may be disposed on the right side of thesemiconductor chip 21. - Also in the example shown in
FIG. 3B , theprotrusions 52 extending in the longitudinal direction are provided on thedie pad 11, and thus it is possible to give thedie pad 11 high strength with respect to the bending load. As a result, it is possible to prevent the load from being applied to thesemiconductor chip 21 mounted on thedie pad 11, thereby achieving a stable sensing performance. - In addition, since the
protrusions 52 extend in the longitudinal direction without interruption, there is no concentration of stress occurring at discontinued portions. Further, the same number ofprotrusions 52 are disposed at positions where thesemiconductor chip 21 is interposed therebetween in the width direction, and thus the balance of strength is maintained between the left side and the right side of thesemiconductor chip 21 with respect to the bending load. Accordingly, this prevents an unbalanced load from being concentrated on the left side or the right side of thesemiconductor chip 21. - The
element region 22 may comprise a light-emitting element and may include other elements. In this case, a transparent plate disposed on theslit 60 has transmission to the light emitted from the light-emitting element. - While certain embodiments have been described, these embodiments have been presented by way of example only, and are not intended to limit the scope of the inventions. Indeed, the novel embodiments described herein may be embodied in a variety of other forms; furthermore, various omissions, substitutions and changes in the form of the embodiments described herein may be made without departing from the spirit of the inventions. The accompanying claims and their equivalents are intended to cover such forms or modifications as would fall within the scope and spirit of the inventions.
Claims (20)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2017-170041 | 2017-09-05 | ||
JP2017170041A JP6840644B2 (en) | 2017-09-05 | 2017-09-05 | Semiconductor device |
Publications (2)
Publication Number | Publication Date |
---|---|
US20190074311A1 true US20190074311A1 (en) | 2019-03-07 |
US10573677B2 US10573677B2 (en) | 2020-02-25 |
Family
ID=65518745
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/908,789 Active US10573677B2 (en) | 2017-09-05 | 2018-02-28 | Semiconductor device on which a transparent plate is disposed for exposing an element region |
Country Status (2)
Country | Link |
---|---|
US (1) | US10573677B2 (en) |
JP (1) | JP6840644B2 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP7373030B1 (en) | 2022-07-28 | 2023-11-01 | セイコーNpc株式会社 | Optical device and method for manufacturing optical device |
Citations (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050121661A1 (en) * | 2003-12-05 | 2005-06-09 | Robert Beach | Field effect transistor with enhanced insulator structure |
US20100000699A1 (en) * | 2006-10-25 | 2010-01-07 | Ube Machinery Corporation, Ltd. | Die casting machine and die casting method |
US20110015618A1 (en) * | 2008-03-27 | 2011-01-20 | Terumo Kabushiki Kaisha | Guide wire |
US20140006144A1 (en) * | 2012-06-29 | 2014-01-02 | Yahoo Inc. | Method of calculating a reserve price for an auction and apparatus conducting the same |
US20140030609A1 (en) * | 2011-04-11 | 2014-01-30 | Ube Industries, Ltd. | Nonaqueous electrolytic solution and energy storage device using same |
US20150013843A1 (en) * | 2012-03-16 | 2015-01-15 | Idemitsu Kosan Co., Ltd. | Heat treating oil composition |
US20150028345A1 (en) * | 2013-07-23 | 2015-01-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Transistor having metal diffusion barrier and method of making the same |
US20150041825A1 (en) * | 2013-08-12 | 2015-02-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device, high electron mobility transistor (hemt) and method of manufacturing |
US20150221757A1 (en) * | 2014-02-05 | 2015-08-06 | Renesas Electronics Corporation | Semiconductor device |
US20150228926A1 (en) * | 2012-09-10 | 2015-08-13 | Kaneka Corporation | Organic el device and method for manufacturing same |
US20160036254A1 (en) * | 2014-07-31 | 2016-02-04 | Samsung Electronics Co., Ltd. | Charging control method and electronic device for supporting the same |
US20170022178A1 (en) * | 2012-10-01 | 2017-01-26 | Georgia-Pacific Chemicals Llc | Modified polyphenol binder compositions and methods for making and using same |
US9722098B1 (en) * | 2016-10-18 | 2017-08-01 | Ase Electronics (M) Sdn Bhd | Semiconductor device package and method of manufacturing the same |
US20180019780A1 (en) * | 2016-07-13 | 2018-01-18 | Lg Electronics Inc. | Mobile Terminal |
US20190145802A1 (en) * | 2016-05-09 | 2019-05-16 | Kobata Gauge Mfg. Co., Ltd. | Ic tag unit for instrument, ic tag system for instrument, instrument provided with ic tag unit, and method for calibrating instrument provided with ic tag unit |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6386460A (en) | 1986-09-29 | 1988-04-16 | Nec Corp | Hybrid integrated optical sensor |
KR960009089B1 (en) * | 1993-03-04 | 1996-07-10 | 문정환 | Mold for package molding and plastic charge-coupled device and the manufacturing method using the mold |
KR970005706B1 (en) * | 1994-01-24 | 1997-04-19 | 금성일렉트론 주식회사 | Ccd and the manufacturing method |
JPH11121653A (en) | 1997-07-31 | 1999-04-30 | Fuji Film Microdevices Co Ltd | Semiconductor device and method for manufacturing it |
JP2001077277A (en) * | 1999-09-03 | 2001-03-23 | Sony Corp | Semiconductor package and its manufacture |
JP2001135767A (en) * | 1999-11-01 | 2001-05-18 | Hitachi Ltd | Semiconductor device and method of manufacturing the same |
JP2001267592A (en) | 2000-03-14 | 2001-09-28 | Nikon Corp | Manufacturing method for semiconductor device, manufacturing method for rear incidence-type light receiving device, semiconductor device and rear incidence-type light receiving device |
JP3578400B2 (en) * | 2000-12-28 | 2004-10-20 | 吉川工業株式会社 | Solid-state imaging device and method of manufacturing the same |
JP4619553B2 (en) * | 2001-01-30 | 2011-01-26 | 浜松ホトニクス株式会社 | Semiconductor device |
JP2005153335A (en) | 2003-11-26 | 2005-06-16 | Kyocera Corp | Optical printer head |
JP2009111205A (en) * | 2007-10-31 | 2009-05-21 | Sharp Corp | Hollow package, manufacturing method thereof, assembling method thereof, and photographing device |
JP2015185619A (en) * | 2014-03-20 | 2015-10-22 | 日立マクセル株式会社 | Substrate for semiconductor device, manufacturing method of substrate, semiconductor device and semiconductor device manufacturing method |
JP6730948B2 (en) * | 2017-02-21 | 2020-07-29 | 株式会社東芝 | Optical device and manufacturing method thereof |
-
2017
- 2017-09-05 JP JP2017170041A patent/JP6840644B2/en active Active
-
2018
- 2018-02-28 US US15/908,789 patent/US10573677B2/en active Active
Patent Citations (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050121661A1 (en) * | 2003-12-05 | 2005-06-09 | Robert Beach | Field effect transistor with enhanced insulator structure |
US20100000699A1 (en) * | 2006-10-25 | 2010-01-07 | Ube Machinery Corporation, Ltd. | Die casting machine and die casting method |
US20110015618A1 (en) * | 2008-03-27 | 2011-01-20 | Terumo Kabushiki Kaisha | Guide wire |
US20140030609A1 (en) * | 2011-04-11 | 2014-01-30 | Ube Industries, Ltd. | Nonaqueous electrolytic solution and energy storage device using same |
US20150013843A1 (en) * | 2012-03-16 | 2015-01-15 | Idemitsu Kosan Co., Ltd. | Heat treating oil composition |
US20140006144A1 (en) * | 2012-06-29 | 2014-01-02 | Yahoo Inc. | Method of calculating a reserve price for an auction and apparatus conducting the same |
US20150228926A1 (en) * | 2012-09-10 | 2015-08-13 | Kaneka Corporation | Organic el device and method for manufacturing same |
US20170022178A1 (en) * | 2012-10-01 | 2017-01-26 | Georgia-Pacific Chemicals Llc | Modified polyphenol binder compositions and methods for making and using same |
US20150028345A1 (en) * | 2013-07-23 | 2015-01-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Transistor having metal diffusion barrier and method of making the same |
US20150041825A1 (en) * | 2013-08-12 | 2015-02-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device, high electron mobility transistor (hemt) and method of manufacturing |
US20150221757A1 (en) * | 2014-02-05 | 2015-08-06 | Renesas Electronics Corporation | Semiconductor device |
US20160036254A1 (en) * | 2014-07-31 | 2016-02-04 | Samsung Electronics Co., Ltd. | Charging control method and electronic device for supporting the same |
US20190145802A1 (en) * | 2016-05-09 | 2019-05-16 | Kobata Gauge Mfg. Co., Ltd. | Ic tag unit for instrument, ic tag system for instrument, instrument provided with ic tag unit, and method for calibrating instrument provided with ic tag unit |
US20180019780A1 (en) * | 2016-07-13 | 2018-01-18 | Lg Electronics Inc. | Mobile Terminal |
US9722098B1 (en) * | 2016-10-18 | 2017-08-01 | Ase Electronics (M) Sdn Bhd | Semiconductor device package and method of manufacturing the same |
Also Published As
Publication number | Publication date |
---|---|
US10573677B2 (en) | 2020-02-25 |
JP6840644B2 (en) | 2021-03-10 |
JP2019047011A (en) | 2019-03-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5635661B1 (en) | Two-stage sealing method for image sensor | |
CN101159279A (en) | Semiconductor image sensor die and production method thereof, semiconductor image sensor module, image sensor device, optical device element, and optical device module | |
KR101579623B1 (en) | Semiconductor package for image sensor and fabricatingmethod thereof | |
JP6204577B2 (en) | Optoelectronic component and manufacturing method thereof | |
US20190355639A1 (en) | Sensor package structure | |
JP2005079537A (en) | Solid-state imaging device and method of manufacturing the same | |
US20110163328A1 (en) | Optical semiconductor device | |
JP2010050406A (en) | Semiconductor device, method of manufacturing semiconductor device, and electronic apparatus | |
US10573677B2 (en) | Semiconductor device on which a transparent plate is disposed for exposing an element region | |
CN107799476B (en) | Packaging substrate with stopper and sensor packaging structure | |
US20130168705A1 (en) | Solid-state light-emitting device and solid-state light-emitting package thereof | |
JP4239466B2 (en) | Semiconductor device and manufacturing method thereof | |
JP4730135B2 (en) | Image sensor package | |
JP2006332685A (en) | Solid-state imaging device | |
US10867894B2 (en) | Semiconductor element including encapsulated lead frames | |
CN111739901B (en) | Sensor packaging structure and packaging method | |
US11355357B2 (en) | Semiconductor device and method for producing the semiconductor device | |
TWI745575B (en) | Semiconductor device package and a method of manufacturing the same | |
US10347576B2 (en) | Package substrate and semiconductor package including the same | |
US20190339478A1 (en) | Optical device | |
US20070090284A1 (en) | Image sensor package structure | |
JP2004063764A (en) | Optically coupled semiconductor device and manufacturing method thereof | |
JP5838142B2 (en) | Semiconductor device and manufacturing method thereof | |
JP7015686B2 (en) | Optical device and manufacturing method of optical device | |
JP2006156528A (en) | Semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: KABUSHIKI KAISHA TOSHIBA, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:EGAMI, TAKAO;REEL/FRAME:045860/0543 Effective date: 20180515 Owner name: TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATION, Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:EGAMI, TAKAO;REEL/FRAME:045860/0543 Effective date: 20180515 Owner name: TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:EGAMI, TAKAO;REEL/FRAME:045860/0543 Effective date: 20180515 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT VERIFIED |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |