US20160135295A1 - Multi-layer circuit board - Google Patents
Multi-layer circuit board Download PDFInfo
- Publication number
- US20160135295A1 US20160135295A1 US14/985,657 US201514985657A US2016135295A1 US 20160135295 A1 US20160135295 A1 US 20160135295A1 US 201514985657 A US201514985657 A US 201514985657A US 2016135295 A1 US2016135295 A1 US 2016135295A1
- Authority
- US
- United States
- Prior art keywords
- layer
- circuit
- trace
- circuit board
- circuit substrates
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/42—Plated through-holes or plated via connections
- H05K3/429—Plated through-holes specially for multilayer circuits, e.g. having connections to inner circuit layers
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
- H05K3/4652—Adding a circuit layer by laminating a metal foil or a preformed metal foil pattern
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
Definitions
- the present disclosure generally relates to circuit board technology, and particularly to a multi-layer circuit board and method for manufacturing the multi-layer circuit board.
- multilayer printed circuit boards are widely used due to their characteristics such as lightness and high-density interconnectability.
- Multilayer printed circuit boards are manufactured by using a typical sheet-by-sheet process.
- First a core substrate is provided, and an inner electrically conductive trace layer is formed on the core substrate.
- Fourth, a first electrically conductive trace layer is formed by selectively etching the first electrically conductive layer, and a plated metal layer is formed in the blind hole to form a blind via, thus the first electrically conductive trace layer electrically communicates to the inner electrically conductive trace layer by the blind via.
- FIG. 1 is a schematic, cross-sectional view of a copper clad laminate according to a first embodiment.
- FIG. 2 is similar to FIG. 1 , but showing a through hole defined in the copper clad laminate.
- FIG. 3 is similar to FIG. 2 , but showing a f plated through hole formed in the copper clad laminate.
- FIG. 4 is similar to FIG. 3 , but showing a first trace layer and a second trace layer formed in the copper clad laminate to form a first circuit substrate.
- FIG. 5 is similar to FIG. 4 , but showing a dielectric layer laminated on the first circuit substrate to form a second circuit substrate.
- FIG. 6 is similar to FIG. 4 , but showing a photo resist layer attached on each surface of the first circuit substrate.
- FIG. 7 is similar to FIG. 6 , but showing a through hole defined in each photo resist layer.
- FIG. 8 is similar to FIG. 7 , but showing a copper layer formed in the through hole defined in each resist.
- FIG. 9 is similar to FIG. 8 , but showing a tin layer formed on the copper layer in the through hole of the photo resist layer.
- FIG. 10 is similar to FIG. 9 , but showing the photo resist layer removed to obtain a third circuit board.
- FIG. 11 is similar to FIG. 10 , but showing a third circuit board laminated between two second circuit boards to obtain a multi-layer circuit board.
- FIG. 12 is similar to FIG. 11 , but showing a solder mask formed on the surface of the multi-layer circuit board according to the first embodiment.
- FIG. 13 is a schematic, cross-sectional view of a copper clad laminate according to a second embodiment.
- FIG. 14 is similar to FIG. 13 , but showing a first trace layer and a second trace layer formed in the copper clad laminate to obtain a first circuit substrate.
- FIG. 15 is similar to FIG. 14 , but showing a dielectric layer laminated on a surface of the first circuit substrate to form a second circuit substrate.
- FIG. 16 is similar to FIG. 14 , but showing each dielectric layer laminated on each opposite surface of the first circuit substrate to form a fourth circuit substrate.
- FIG. 17 is similar to FIG. 14 , but showing a metal bump formed on the first circuit substrate to obtain a third circuit substrate.
- FIG. 18 is similar to FIG. 17 , but showing two second circuit substrates, two third circuit substrates and one fourth circuit substrate laminated to obtained a multi-layer circuit board according to the second embodiment.
- FIG. 19 is similar to FIG. 18 , but showing a solder mask formed on the surface of the multi-layer circuit board.
- the present disclosure is described in relation to a multi-layer circuit board.
- the multi-layer circuit board comprises a plurality of circuit substrates, a plurality of dielectric layers, and a plurality of metal bumps.
- Each circuit substrate comprises two first trace layers and an insulating layer between the two trace layers.
- Each electric layer is laminated between two neighboring circuit substrates.
- At latest one metal bump is arranged between each two neighboring circuit substrates.
- Each metal bump passes through one dielectric layer. Two opposite ends of each metal bump are connected with the trace layer of the circuit substrate to be electrically connected to the two neighbor circuit substrates.
- a method of manufacturing a multi-layer circuit board according to a first embodiment includes the steps as follows.
- FIG. 1 shows in step 1 , three copper clad laminates 110 are provided.
- Each copper clad laminate 110 includes a first copper layer 111 , an insulating layer 112 and a second copper layer 113 stacked in above descried order.
- the copper clad laminate 110 may be a flexible copper clad laminate or a rigid copper clad laminate.
- FIGS. 2, 3 and 4 show in step 2 , a plated through hole 114 is formed in each copper clad laminate 110 .
- a first trace layer 115 is formed by selectively removing portions of first copper layer 111 .
- a second trace layer 116 is formed by selectively removing portions of second copper layer 113 .
- the first trace layer 115 and the second trace layer 116 electrically communicate via the plated through hole 114 , thus, three first circuit substrates 10 are obtained.
- the plated through hole 114 may be formed by the following steps. First, a through hole 1101 is defined in the copper clad laminate 110 . The through hole 1101 runs through the first copper layer 111 , the insulating layer 112 and the second copper layer 113 . The through hole 1101 may be formed by laser. Second, the through hole 1101 is filled by plated metal to obtain a plated through hole 114 .
- FIG. 5 shows in step 3 , each dielectric layer 40 is laminated on first trace layer 115 of two of the three first circuit substrates 10 , thus two second circuit substrate 20 are obtained.
- the dielectric layer 40 is made of Ajinomoto build-up film (ABF).
- ABS Ajinomoto build-up film
- the dielectric layer 40 may be laminated on the first trace layer 115 by a vacuum laminator. After laminating, the dielectric layer 40 is in B-stage. In other words, the dielectric layer 40 will soften and able to float under high temperature and high pressure, and then will be cured. It can be understood, the dielectric layer 40 also can be made from other dielectric material, such as polyimide (PI).
- PI polyimide
- FIGS. 6, 7, 8 and 9 show step 4 , a first metal bump 1151 is formed on the first trace layer 115 and a second metal bump 1161 is formed on the second trace layer 116 of the other one of the three first circuit substrate 10 , thus a third circuit substrate 30 is obtained.
- the first metal bump 1151 and the second metal bump 1161 may be formed by the following steps.
- a first photo resist layer 117 and a second photo resist layer 118 are formed on two opposite surfaces of the first circuit substrate 10 .
- the first photo resist layer 117 and the second trace layer 118 may be made of photo resist.
- the first photo resist layer 117 and the second photo resist layer 118 may be formed by printing liquid photo resist or laminating a dry film.
- a thickness of the first photo resist layer 117 or the second photo resist layer 118 may be equal to that of the dielectric layer 40 .
- a first hole 1171 is defined in the first photo resist layer 117
- a second hole 1181 is defined in the second photo resist layer 118 .
- the first hole 1171 and the second hole 1181 may be formed by laser. Portion of the first trace layer 115 is exposed form the first hole 1171 . Portion of the second trace layer 116 is exposed from the second hole 1181 .
- a first metal bump 1151 is formed in the first hole 1171
- a second metal bump 1161 is formed in the second hole 1181 .
- the first metal bump 1151 is composed of a first copper layer 1152 and a first tin layer 1153 .
- the first copper layer 1152 may be formed by electrical plated copper on the surface of the first trace layer 115 exposed in the first hole 1171 .
- a thickness of the first copper layer 1152 is smaller than that deepness of the first hole 1171 .
- the first tin layer 1153 may be formed by electrical plating tin on the surface of the first copper layer 1152 exposed in the first hole 1171 .
- the second metal bump 1161 is composed of a second copper layer 1162 and a second tin layer 1163 .
- the second copper layer 1162 may be formed by electrical plated copper on the surface of the second trace layer 116 exposed in the second hole 1181 .
- a thickness of the second copper layer 1162 is smaller than that deepness of the second hole 1181 .
- the second tin layer 1163 may be formed by electrical plated tin on the surface of the second copper layer 1162 exposed in the second hole 1181 .
- FIG. 10 shows, the first photo resist layer 117 and the second photo resist layer 118 are removed.
- FIG. 11 shows in step 5 , the third circuit substrate 30 is stacked and laminated between two second circuit substrates 20 , and the dielectric layers 40 of the second circuit substrates 20 is adjacent to the third circuit substrate 30 , the first metal bump 1151 and the second metal bump 1161 pass through the dielectric layers 40 adjacent and electrically connect to the first trace layers 115 of the second circuit substrates 20 , respectively.
- the dielectric layers 40 are in B-stage.
- the dielectric layers 40 become soften and able to float, thereby, the first metal bump 1151 and the second metal bump 1161 can pass through the dielectric layers 40 and connect to the first trace layers 115 of the second circuit substrates 20 .
- step 6 the first tin layer 1153 and the second tin layer 1163 are bond with the first trace layers 115 using a reflow soldering process.
- the laminated third circuit board 30 and two second circuit substrates 20 is positioned in a reflow oven to bake.
- a peak baking temperature is in a range from 210° C. to 230° C.
- step 7 the dielectric layers 40 are cured by post baking, and a multi-layer circuit board 100 is obtained as FIG. 11 shows.
- the baking temperature is in a range from 100° C. to 15° C.
- the post baking last time is in a range from 30 minutes to 90 minutes.
- the method may further includes forming a solder mask 101 on surfaces of the multi-layer circuit board 100 to protect the second trace layer 116 .
- the multi-layer circuit board 100 includes two second circuit substrates 20 and one third circuit substrate 30 .
- the third circuit substrate 30 is sandwiched between the two second circuit substrates 20 .
- the multi-layer circuit board 100 includes three first circuit substrates 10 and two dielectric layers 40 .
- Each dielectric layer 40 is arranged between two neighbor first circuit substrates 10 .
- the metal pump 1151 or 1161 is arranged in each dielectric layer 40 and passes through each dielectric layer 40 .
- Two neighbor first circuit substrates 10 are electrically connected with each other via the metal pump 1151 or 1161 therebetween.
- the dielectric layer 40 is made of ABF.
- the first metal bump 1151 is composed of a first copper layer 1152 and a first tin layer 1153 .
- the second metal bump 1161 is composed of a second copper layer 1162 and a second tin layer 1163 .
- a method of manufacturing a multi-layer circuit board according to a second embodiment includes the steps as follows.
- FIG. 13 shows in step 1 , five copper clad laminates 210 are provided.
- Each copper clad laminate 210 includes a first copper layer 211 , an insulating layer 212 and a second copper layer 213 stacked in above described order.
- the copper clad laminate 210 may be a flexible copper clad laminate or a rigid copper clad laminate.
- FIG. 15 shows in step 2 , a plated through hole 214 is formed in each copper clad laminate 210 .
- a first trace layer 215 is formed by selectively removing portions of first copper layer 211 .
- a second trace layer 216 is formed by selectively removing portions of second copper layer 213 .
- the first trace layer 215 and the second trace layer 216 electrically communicate via the plated through hole 214 .
- five first circuit substrates 50 are obtained.
- the plated through hole 214 may be formed by the following steps. First, a through hole is defined in the copper clad laminate 210 . The through hole passes through the first copper layer 211 , the insulating layer 212 and the second copper layer 213 . The through hole may be formed by laser. Second, the through hole is filled by plated metal to obtain the plated through hole 214 .
- FIGS. 15 and 16 show step 3 , in which three first circuit boards are chosen from the five first circuit substrates 50 .
- Two dielectric layers 60 are respectively laminated on the first trace layers 215 of two chosen first circuit substrates 50 , thus two second circuit substrate 70 are obtained.
- Another two dielectric layers 60 are respectively laminated on the first trace layer 215 and the second trace layer 216 of the other chosen first circuit substrate 50 thus a fourth circuit substrate 80 is obtained.
- the dielectric layer 60 is made of ABF.
- the dielectric layer 60 may be laminated on the first trace layer 215 by a vacuum laminator. After laminating, the dielectric layer 60 is in B-stage. In other words, the dielectric layer 60 will soften and able to float under high temperature and high pressure, and then will be cured.
- FIGS. 17 shows in step 4 , each first metal bump 2151 is respectively formed on the first trace layer 215 of the remaining two of the five first circuit boards 50 , each second metal bump 2161 is respectively formed on the second trace layer 216 of the remaining two of the five first circuit boards 50 . Accordingly, two third circuit substrates 90 are obtained.
- first metal bump 2151 and the second metal bunp 2161 may be formed by the same method as the first metal bump 1151 and the second metal bump 1161 in the first embodiment.
- the first metal bump 2151 is composed of a first copper layer 2152 and a first tin layer 2153 .
- the second metal bump 2161 is composed of a second copper layer 2162 and a second tin layer 2163 .
- FIG. 18 shows in step 5 , the two third circuit board 30 are arranged between two second circuit substrates 20 , the fourth circuit board 80 is arranged between the two second circuit substrates 70 , and the dielectric layer 60 of each second circuit substrates 70 is adjacent to neighboring the third circuit substrate 90 . Then, the two second circuit substrates 70 , the two third circuit substrates 90 and the fourth circuit substrate 80 are laminated.
- the first metal bump 2151 and the second metal bump 2161 respectively pass through the dielectric layers 60 adjacent and electrically connect to the first trace layers 215 of the second circuit substrates 20 , the first trace layer 215 or second trace layer 216 of the fourth circuit substrate 80 .
- the dielectric layers 60 are in B-stage.
- the dielectric layers 60 become soften and able to float, thus, the first metal bump 2151 and the second metal bump 2161 can pass through the dielectric layers 20 and connect to the first trace layers 215 of the second circuit substrates 20 , the first trace layer 215 or second trace layer 216 of the fourth circuit substrate 80 .
- step 6 the first tin layer 2153 and the second tin layer 2163 are respectively bond with the first trace layers 215 of the second circuit substrates 20 , the first trace layer 215 and the second trace layer 216 of the fourth circuit substrate 80 using a reflow soldering process.
- the laminated the two second circuit substrates 70 , the two third circuit substrates 90 and the fourth circuit substrate 80 are positioned in a reflow oven to bake.
- a peak baking temperature is in a range from 210° C. to 230° C.
- step 7 the dielectric layers 60 are cured by post baking, and a multi-layer circuit board 200 is obtained.
- the baking temperature is in a range from 100° C. to 15° C.
- the post baking last time is in a range from 30 minutes to 90 minutes.
- the method may further includes forming a solder mask 201 on surfaces of the multi-layer circuit board 200 .
- the present method for manufacturing multi-layer circuit board also can applying for manufacturing more layers circuit board. If N+1 third circuit substrates 90 , N fourth circuit substrates 80 and two second circuit substrates 80 are provided, wherein N is a natural number and not less than 1, the N+1 third circuit substrates 90 and the N fourth circuit substrates 80 are arranged between the two second circuit substrates 70 , only one fourth circuit substrate 80 is arranged between two neighbor third circuit substrates 90 , and only one third circuit substrate 90 is arranged between two neighbor two fourth circuit substrates 80 . Then, the N+1 third circuit substrates 90 , N fourth circuit substrates 80 and two second circuit substrates 80 are laminated and processed as in step 6 and 7 , thus a 4N+6 layers circuit board will be obtained.
- the multi-layer circuit board 200 includes 2N+3 first circuit substrates 50 , 2N+2 dielectric layers 60 , and a number of first and second metal bumps 2151 , 2161 .
- Each dielectric layer 60 is laminated between two first circuit substrates 50 .
- At least one first mental bump 2151 or at least one second mental bump 2161 is arranged between two first circuit substrates 50 .
- Each first metal bump 2151 or second metal bump 2161 passes through one dielectric layer 60 .
- Each two opposite ends of the first metal bump 2151 or second metal bump 2161 connects with first trace layer 215 and second trace layer 216 of the first circuit substrate 50 to electrically communicating the two neighbor first circuit substrates 20 .
- the process of manufacturing the multi-layer circuit board only one time laminating process is needed. Accordingly, the time of manufacturing the multi-layer circuit board can be reduced.
- the circuit substrates are formed respectively, the rate of finished product of multi-layer circuit board is higher.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
Abstract
Description
- This application is a divisional application of a commonly-assigned application entitled “MULTI-LAYER CIRCUIT BOARD AND METHOD FOR MANUFACTURING SAME”, filed on Jun. 24, 2013 with application Ser. No. 13/925136. The disclosure of the above-identified application is incorporated herein by reference.
- The present disclosure generally relates to circuit board technology, and particularly to a multi-layer circuit board and method for manufacturing the multi-layer circuit board.
- To accommodate the development of miniaturized electronic products with multiple functions, multilayer printed circuit boards are widely used due to their characteristics such as lightness and high-density interconnectability.
- Multilayer printed circuit boards are manufactured by using a typical sheet-by-sheet process. First a core substrate is provided, and an inner electrically conductive trace layer is formed on the core substrate. Second, an adhesive layer and a first electrically conductive layer such as a copper foil are sequentially laminated onto the core substrate. Third, a blind hole is formed in the adhesive layer and the first electrically conductive layer. Fourth, a first electrically conductive trace layer is formed by selectively etching the first electrically conductive layer, and a plated metal layer is formed in the blind hole to form a blind via, thus the first electrically conductive trace layer electrically communicates to the inner electrically conductive trace layer by the blind via. Afterwards, another adhesive layer and a second electrically conductive layer are sequentially laminated onto the first electrically conductive trace layer, another electrically conductive trace layer is formed by selectively etching the second electrically conductive layer, and another blind via is formed to electrically communicates the second electrically conductive layer and the first electrically conductive layer. Thus, a multilayer printed circuit board is obtained. However, only one electrically conductive layer can be laminated at one time. Thus, the process for making the multilayer printed circuit board is too long, and a cost for manufacturing the multilayer printed circuit board is too high.
- What is needed, therefore, is a multi-layer circuit board and method for manufacturing the multi-layer circuit board to overcome the above-described problems.
- Implementations of the present technology will now be described, by way of example only, with reference to the attached figures.
-
FIG. 1 is a schematic, cross-sectional view of a copper clad laminate according to a first embodiment. -
FIG. 2 is similar toFIG. 1 , but showing a through hole defined in the copper clad laminate. -
FIG. 3 is similar toFIG. 2 , but showing a f plated through hole formed in the copper clad laminate. -
FIG. 4 is similar toFIG. 3 , but showing a first trace layer and a second trace layer formed in the copper clad laminate to form a first circuit substrate. -
FIG. 5 is similar toFIG. 4 , but showing a dielectric layer laminated on the first circuit substrate to form a second circuit substrate. -
FIG. 6 is similar toFIG. 4 , but showing a photo resist layer attached on each surface of the first circuit substrate. -
FIG. 7 is similar toFIG. 6 , but showing a through hole defined in each photo resist layer. -
FIG. 8 is similar toFIG. 7 , but showing a copper layer formed in the through hole defined in each resist. -
FIG. 9 is similar toFIG. 8 , but showing a tin layer formed on the copper layer in the through hole of the photo resist layer. -
FIG. 10 is similar toFIG. 9 , but showing the photo resist layer removed to obtain a third circuit board. -
FIG. 11 is similar toFIG. 10 , but showing a third circuit board laminated between two second circuit boards to obtain a multi-layer circuit board. -
FIG. 12 is similar toFIG. 11 , but showing a solder mask formed on the surface of the multi-layer circuit board according to the first embodiment. -
FIG. 13 is a schematic, cross-sectional view of a copper clad laminate according to a second embodiment. -
FIG. 14 is similar toFIG. 13 , but showing a first trace layer and a second trace layer formed in the copper clad laminate to obtain a first circuit substrate. -
FIG. 15 is similar toFIG. 14 , but showing a dielectric layer laminated on a surface of the first circuit substrate to form a second circuit substrate. -
FIG. 16 is similar toFIG. 14 , but showing each dielectric layer laminated on each opposite surface of the first circuit substrate to form a fourth circuit substrate. -
FIG. 17 is similar toFIG. 14 , but showing a metal bump formed on the first circuit substrate to obtain a third circuit substrate. -
FIG. 18 is similar toFIG. 17 , but showing two second circuit substrates, two third circuit substrates and one fourth circuit substrate laminated to obtained a multi-layer circuit board according to the second embodiment. -
FIG. 19 is similar toFIG. 18 , but showing a solder mask formed on the surface of the multi-layer circuit board. - It will be appreciated that for simplicity and clarity of illustration, where appropriate, reference numerals have been repeated among the different figures to indicate corresponding or analogous elements. In addition, numerous specific details are set forth in order to provide a thorough understanding of the embodiments described herein. However, it will be understood by those of ordinary skill in the art that the embodiments described herein can be practiced without these specific details. In other instances, methods, procedures, and components have not been described in detail so as not to obscure the related relevant feature being described. Also, the description is not to be considered as limiting the scope of the embodiments described herein. The drawings are not necessarily to scale and the proportions of certain parts have been exaggerated to better illustrate details and features of the present disclosure.
- Several definitions that apply throughout this disclosure will now be presented.
- The term “comprising,” when utilized, means “including, but not necessarily limited to”; it specifically indicates open-ended inclusion or membership in the so-described combination, group, series and the like.
- The present disclosure is described in relation to a multi-layer circuit board. The multi-layer circuit board comprises a plurality of circuit substrates, a plurality of dielectric layers, and a plurality of metal bumps. Each circuit substrate comprises two first trace layers and an insulating layer between the two trace layers. Each electric layer is laminated between two neighboring circuit substrates. At latest one metal bump is arranged between each two neighboring circuit substrates. Each metal bump passes through one dielectric layer. Two opposite ends of each metal bump are connected with the trace layer of the circuit substrate to be electrically connected to the two neighbor circuit substrates.
- A method of manufacturing a multi-layer circuit board according to a first embodiment includes the steps as follows.
-
FIG. 1 shows instep 1, threecopper clad laminates 110 are provided. Eachcopper clad laminate 110 includes afirst copper layer 111, aninsulating layer 112 and asecond copper layer 113 stacked in above descried order. Thecopper clad laminate 110 may be a flexible copper clad laminate or a rigid copper clad laminate. -
FIGS. 2, 3 and 4 show in step 2, a plated throughhole 114 is formed in each copperclad laminate 110. Afirst trace layer 115 is formed by selectively removing portions offirst copper layer 111. Asecond trace layer 116 is formed by selectively removing portions ofsecond copper layer 113. Thefirst trace layer 115 and thesecond trace layer 116 electrically communicate via the plated throughhole 114, thus, threefirst circuit substrates 10 are obtained. - In the present embodiment, the plated through
hole 114 may be formed by the following steps. First, a throughhole 1101 is defined in the copperclad laminate 110. The throughhole 1101 runs through thefirst copper layer 111, theinsulating layer 112 and thesecond copper layer 113. The throughhole 1101 may be formed by laser. Second, the throughhole 1101 is filled by plated metal to obtain a plated throughhole 114. -
FIG. 5 shows in step 3, eachdielectric layer 40 is laminated onfirst trace layer 115 of two of the threefirst circuit substrates 10, thus twosecond circuit substrate 20 are obtained. - In the present embodiment, the
dielectric layer 40 is made of Ajinomoto build-up film (ABF). Thedielectric layer 40 may be laminated on thefirst trace layer 115 by a vacuum laminator. After laminating, thedielectric layer 40 is in B-stage. In other words, thedielectric layer 40 will soften and able to float under high temperature and high pressure, and then will be cured. It can be understood, thedielectric layer 40 also can be made from other dielectric material, such as polyimide (PI). -
FIGS. 6, 7, 8 and 9 show step 4, afirst metal bump 1151 is formed on thefirst trace layer 115 and asecond metal bump 1161 is formed on thesecond trace layer 116 of the other one of the threefirst circuit substrate 10, thus athird circuit substrate 30 is obtained. - In the present embodiment, the
first metal bump 1151 and thesecond metal bump 1161 may be formed by the following steps. - First, as
FIG. 6 shows, a first photo resistlayer 117 and a second photo resistlayer 118 are formed on two opposite surfaces of thefirst circuit substrate 10. The first photo resistlayer 117 and thesecond trace layer 118 may be made of photo resist. The first photo resistlayer 117 and the second photo resistlayer 118 may be formed by printing liquid photo resist or laminating a dry film. A thickness of the first photo resistlayer 117 or the second photo resistlayer 118 may be equal to that of thedielectric layer 40. - Second, as
FIG. 7 shows, afirst hole 1171 is defined in the first photo resistlayer 117, and asecond hole 1181 is defined in the second photo resistlayer 118. Thefirst hole 1171 and thesecond hole 1181 may be formed by laser. Portion of thefirst trace layer 115 is exposed form thefirst hole 1171. Portion of thesecond trace layer 116 is exposed from thesecond hole 1181. - Third, as
FIGS. 8 and 9 show, afirst metal bump 1151 is formed in thefirst hole 1171, and asecond metal bump 1161 is formed in thesecond hole 1181. Thefirst metal bump 1151 is composed of afirst copper layer 1152 and afirst tin layer 1153. Thefirst copper layer 1152 may be formed by electrical plated copper on the surface of thefirst trace layer 115 exposed in thefirst hole 1171. A thickness of thefirst copper layer 1152 is smaller than that deepness of thefirst hole 1171. Thefirst tin layer 1153 may be formed by electrical plating tin on the surface of thefirst copper layer 1152 exposed in thefirst hole 1171. Thesecond metal bump 1161 is composed of asecond copper layer 1162 and asecond tin layer 1163. Thesecond copper layer 1162 may be formed by electrical plated copper on the surface of thesecond trace layer 116 exposed in thesecond hole 1181. A thickness of thesecond copper layer 1162 is smaller than that deepness of thesecond hole 1181. Thesecond tin layer 1163 may be formed by electrical plated tin on the surface of thesecond copper layer 1162 exposed in thesecond hole 1181. - Fourth, as
FIG. 10 shows, the first photo resistlayer 117 and the second photo resistlayer 118 are removed. -
FIG. 11 shows in step 5, thethird circuit substrate 30 is stacked and laminated between twosecond circuit substrates 20, and thedielectric layers 40 of thesecond circuit substrates 20 is adjacent to thethird circuit substrate 30, thefirst metal bump 1151 and thesecond metal bump 1161 pass through thedielectric layers 40 adjacent and electrically connect to the first trace layers 115 of thesecond circuit substrates 20, respectively. - In detail, before laminating, the
dielectric layers 40 are in B-stage. When laminating, thedielectric layers 40 become soften and able to float, thereby, thefirst metal bump 1151 and thesecond metal bump 1161 can pass through thedielectric layers 40 and connect to the first trace layers 115 of thesecond circuit substrates 20. - In step 6, the
first tin layer 1153 and thesecond tin layer 1163 are bond with the first trace layers 115 using a reflow soldering process. - In present embodiment, the laminated
third circuit board 30 and twosecond circuit substrates 20 is positioned in a reflow oven to bake. A peak baking temperature is in a range from 210° C. to 230° C. When baking, thefirst tin layer 1153 and thesecond tin layer 1163 are melted and bond with thefirst trace layer 115. - In
step 7, thedielectric layers 40 are cured by post baking, and amulti-layer circuit board 100 is obtained asFIG. 11 shows. - In the post baking, the baking temperature is in a range from 100° C. to 15° C. The post baking last time is in a range from 30 minutes to 90 minutes.
- As
FIG. 12 shows, the method may further includes forming asolder mask 101 on surfaces of themulti-layer circuit board 100 to protect thesecond trace layer 116. - As
FIGS. 11 and 12 show, themulti-layer circuit board 100 includes twosecond circuit substrates 20 and onethird circuit substrate 30. Thethird circuit substrate 30 is sandwiched between the twosecond circuit substrates 20. - In other words, the
multi-layer circuit board 100 includes threefirst circuit substrates 10 and twodielectric layers 40. Eachdielectric layer 40 is arranged between two neighborfirst circuit substrates 10. Themetal pump dielectric layer 40 and passes through eachdielectric layer 40. Two neighborfirst circuit substrates 10 are electrically connected with each other via themetal pump dielectric layer 40 is made of ABF. Thefirst metal bump 1151 is composed of afirst copper layer 1152 and afirst tin layer 1153. Thesecond metal bump 1161 is composed of asecond copper layer 1162 and asecond tin layer 1163. - A method of manufacturing a multi-layer circuit board according to a second embodiment includes the steps as follows.
-
FIG. 13 shows instep 1, five copper cladlaminates 210 are provided. Each copper cladlaminate 210 includes afirst copper layer 211, an insulatinglayer 212 and asecond copper layer 213 stacked in above described order. The copper cladlaminate 210 may be a flexible copper clad laminate or a rigid copper clad laminate. -
FIG. 15 shows in step 2, a plated throughhole 214 is formed in each copper cladlaminate 210. Afirst trace layer 215 is formed by selectively removing portions offirst copper layer 211. Asecond trace layer 216 is formed by selectively removing portions ofsecond copper layer 213. Thefirst trace layer 215 and thesecond trace layer 216 electrically communicate via the plated throughhole 214. Thus, fivefirst circuit substrates 50 are obtained. - In the present embodiment, the plated through
hole 214 may be formed by the following steps. First, a through hole is defined in the copper cladlaminate 210. The through hole passes through thefirst copper layer 211, the insulatinglayer 212 and thesecond copper layer 213. The through hole may be formed by laser. Second, the through hole is filled by plated metal to obtain the plated throughhole 214. -
FIGS. 15 and 16 show step 3, in which three first circuit boards are chosen from the fivefirst circuit substrates 50. Twodielectric layers 60 are respectively laminated on the first trace layers 215 of two chosenfirst circuit substrates 50, thus twosecond circuit substrate 70 are obtained. Another twodielectric layers 60 are respectively laminated on thefirst trace layer 215 and thesecond trace layer 216 of the other chosenfirst circuit substrate 50 thus afourth circuit substrate 80 is obtained. - In the present embodiment, the
dielectric layer 60 is made of ABF. Thedielectric layer 60 may be laminated on thefirst trace layer 215 by a vacuum laminator. After laminating, thedielectric layer 60 is in B-stage. In other words, thedielectric layer 60 will soften and able to float under high temperature and high pressure, and then will be cured. -
FIGS. 17 shows in step 4, eachfirst metal bump 2151 is respectively formed on thefirst trace layer 215 of the remaining two of the fivefirst circuit boards 50, eachsecond metal bump 2161 is respectively formed on thesecond trace layer 216 of the remaining two of the fivefirst circuit boards 50. Accordingly, twothird circuit substrates 90 are obtained. - In the present embodiment, the
first metal bump 2151 and thesecond metal bunp 2161 may be formed by the same method as thefirst metal bump 1151 and thesecond metal bump 1161 in the first embodiment. - The
first metal bump 2151 is composed of afirst copper layer 2152 and afirst tin layer 2153. Thesecond metal bump 2161 is composed of asecond copper layer 2162 and asecond tin layer 2163. -
FIG. 18 shows in step 5, the twothird circuit board 30 are arranged between twosecond circuit substrates 20, thefourth circuit board 80 is arranged between the twosecond circuit substrates 70, and thedielectric layer 60 of eachsecond circuit substrates 70 is adjacent to neighboring thethird circuit substrate 90. Then, the twosecond circuit substrates 70, the twothird circuit substrates 90 and thefourth circuit substrate 80 are laminated. Thefirst metal bump 2151 and thesecond metal bump 2161 respectively pass through thedielectric layers 60 adjacent and electrically connect to the first trace layers 215 of thesecond circuit substrates 20, thefirst trace layer 215 orsecond trace layer 216 of thefourth circuit substrate 80. - In detail, before laminating, the
dielectric layers 60 are in B-stage. When laminating, thedielectric layers 60 become soften and able to float, thus, thefirst metal bump 2151 and thesecond metal bump 2161 can pass through thedielectric layers 20 and connect to the first trace layers 215 of thesecond circuit substrates 20, thefirst trace layer 215 orsecond trace layer 216 of thefourth circuit substrate 80. - In step 6, the
first tin layer 2153 and thesecond tin layer 2163 are respectively bond with the first trace layers 215 of thesecond circuit substrates 20, thefirst trace layer 215 and thesecond trace layer 216 of thefourth circuit substrate 80 using a reflow soldering process. - In present embodiment, the laminated the two
second circuit substrates 70, the twothird circuit substrates 90 and thefourth circuit substrate 80 are positioned in a reflow oven to bake. A peak baking temperature is in a range from 210° C. to 230° C. When baking, thefirst tin layer 2153 and thesecond tin layer 2163 are melted and bond with the first trace layers 215 of thesecond circuit substrates 20, thefirst trace layer 215 and thesecond trace layer 216 of thefourth circuit substrate 80. - In
step 7, thedielectric layers 60 are cured by post baking, and amulti-layer circuit board 200 is obtained. - In the post baking, the baking temperature is in a range from 100° C. to 15° C. The post baking last time is in a range from 30 minutes to 90 minutes.
- As
FIG. 19 shows, the method may further includes forming asolder mask 201 on surfaces of themulti-layer circuit board 200. - It can be understood, the present method for manufacturing multi-layer circuit board also can applying for manufacturing more layers circuit board. If N+1
third circuit substrates 90, Nfourth circuit substrates 80 and twosecond circuit substrates 80 are provided, wherein N is a natural number and not less than 1, the N+1third circuit substrates 90 and the Nfourth circuit substrates 80 are arranged between the twosecond circuit substrates 70, only onefourth circuit substrate 80 is arranged between two neighborthird circuit substrates 90, and only onethird circuit substrate 90 is arranged between two neighbor twofourth circuit substrates 80. Then, the N+1third circuit substrates 90, Nfourth circuit substrates 80 and twosecond circuit substrates 80 are laminated and processed as instep 6 and 7, thus a 4N+6 layers circuit board will be obtained. - In other words, the
multi-layer circuit board 200 includes 2N+3first circuit substrates 50, 2N+2dielectric layers 60, and a number of first andsecond metal bumps dielectric layer 60 is laminated between twofirst circuit substrates 50. At least one firstmental bump 2151 or at least one secondmental bump 2161 is arranged between twofirst circuit substrates 50. Eachfirst metal bump 2151 orsecond metal bump 2161 passes through onedielectric layer 60. Each two opposite ends of thefirst metal bump 2151 orsecond metal bump 2161 connects withfirst trace layer 215 andsecond trace layer 216 of thefirst circuit substrate 50 to electrically communicating the two neighborfirst circuit substrates 20. - In the present embodiment, in the process of manufacturing the multi-layer circuit board, only one time laminating process is needed. Accordingly, the time of manufacturing the multi-layer circuit board can be reduced. In addition, the circuit substrates are formed respectively, the rate of finished product of multi-layer circuit board is higher.
- Particular embodiments are shown and described by way of illustration only. The principles and the features of the present disclosure may be employed in various and numerous embodiments thereof without departing from the scope of the disclosure as claimed. The above-described embodiments illustrate the scope of the disclosure but do not restrict the scope of the disclosure.
Claims (3)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/985,657 US20160135295A1 (en) | 2012-06-27 | 2015-12-31 | Multi-layer circuit board |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201210215060.6A CN103517583B (en) | 2012-06-27 | 2012-06-27 | Multilayer circuit board and preparation method thereof |
CN201210215060.6 | 2012-06-27 | ||
US13/925,136 US9265146B2 (en) | 2012-06-27 | 2013-06-24 | Method for manufacturing a multi-layer circuit board |
US14/985,657 US20160135295A1 (en) | 2012-06-27 | 2015-12-31 | Multi-layer circuit board |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/925,136 Division US9265146B2 (en) | 2012-06-27 | 2013-06-24 | Method for manufacturing a multi-layer circuit board |
Publications (1)
Publication Number | Publication Date |
---|---|
US20160135295A1 true US20160135295A1 (en) | 2016-05-12 |
Family
ID=49776967
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/925,136 Active 2033-12-23 US9265146B2 (en) | 2012-06-27 | 2013-06-24 | Method for manufacturing a multi-layer circuit board |
US14/985,657 Abandoned US20160135295A1 (en) | 2012-06-27 | 2015-12-31 | Multi-layer circuit board |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/925,136 Active 2033-12-23 US9265146B2 (en) | 2012-06-27 | 2013-06-24 | Method for manufacturing a multi-layer circuit board |
Country Status (4)
Country | Link |
---|---|
US (2) | US9265146B2 (en) |
JP (1) | JP2014011464A (en) |
CN (1) | CN103517583B (en) |
TW (1) | TWI538582B (en) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6133227B2 (en) * | 2014-03-27 | 2017-05-24 | 新光電気工業株式会社 | Wiring board and manufacturing method thereof |
CN107343361B (en) * | 2016-04-29 | 2020-02-28 | 鹏鼎控股(深圳)股份有限公司 | Method for manufacturing multilayer flexible circuit board |
CN107257603B (en) | 2017-06-20 | 2019-11-08 | 广州兴森快捷电路科技有限公司 | The production method of hole articulamentum, the production method of wiring board and wiring board |
KR20200087479A (en) * | 2019-01-11 | 2020-07-21 | 스템코 주식회사 | Multilayer substrate and manufacturing method thereof |
TWI763015B (en) * | 2020-02-18 | 2022-05-01 | 財團法人工業技術研究院 | Electronic device having via array substrate |
CN113347786B (en) | 2020-02-18 | 2023-12-26 | 财团法人工业技术研究院 | Electronic device with conductive through hole array substrate |
CN114521060A (en) * | 2020-11-18 | 2022-05-20 | 深南电路股份有限公司 | Printed circuit board and preparation method thereof |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6809269B2 (en) * | 2002-12-19 | 2004-10-26 | Endicott Interconnect Technologies, Inc. | Circuitized substrate assembly and method of making same |
US20050236176A1 (en) * | 2004-04-22 | 2005-10-27 | Phoenix Precision Technology Corporation | Circuit board with identifiable information and method for fabricating the same |
Family Cites Families (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3348004B2 (en) * | 1998-01-29 | 2002-11-20 | 山一電機株式会社 | Multilayer wiring board and method of manufacturing the same |
JP3067021B2 (en) * | 1998-09-18 | 2000-07-17 | インターナショナル・ビジネス・マシーンズ・コーポレ−ション | Method for manufacturing double-sided wiring board |
JP2002026518A (en) * | 2000-07-07 | 2002-01-25 | Sony Corp | Printed-wiring board and manufacturing method of multilayered printed-wiring board |
CN100539106C (en) * | 2000-09-25 | 2009-09-09 | 揖斐电株式会社 | Semiconductor element and manufacture method thereof, multilayer printed-wiring board and manufacture method thereof |
JP3807312B2 (en) * | 2002-01-18 | 2006-08-09 | 富士通株式会社 | Printed circuit board and manufacturing method thereof |
TW560818U (en) | 2003-03-21 | 2003-11-01 | Unimicron Technology Corp | Inner layer structure of circuit board |
JP2005051075A (en) | 2003-07-29 | 2005-02-24 | Matsushita Electric Ind Co Ltd | Multilayer circuit board and its manufacturing method |
KR101131760B1 (en) * | 2004-02-04 | 2012-04-06 | 이비덴 가부시키가이샤 | Multilayer printed wiring board |
CN101840898A (en) * | 2004-02-04 | 2010-09-22 | 揖斐电株式会社 | Multilayer board |
KR100601483B1 (en) | 2004-12-06 | 2006-07-18 | 삼성전기주식회사 | Parallel MLB granted interlayer conductivity by viapost and method thereof |
US7834273B2 (en) * | 2005-07-07 | 2010-11-16 | Ibiden Co., Ltd. | Multilayer printed wiring board |
JP2007129124A (en) * | 2005-11-07 | 2007-05-24 | Matsushita Electric Ind Co Ltd | Multilayer printed circuit board and method of manufacturing same |
US7631423B2 (en) | 2006-02-13 | 2009-12-15 | Sanmina-Sci Corporation | Method and process for embedding electrically conductive elements in a dielectric layer |
JP2007273654A (en) * | 2006-03-31 | 2007-10-18 | Sumitomo Bakelite Co Ltd | Flexible circuit board, method for manufacturing the same, and electronic component |
JPWO2008053833A1 (en) * | 2006-11-03 | 2010-02-25 | イビデン株式会社 | Multilayer printed wiring board |
TWI399140B (en) | 2009-06-12 | 2013-06-11 | Unimicron Technology Corp | Fabricating method of embedded package structure |
US20110056838A1 (en) | 2009-09-04 | 2011-03-10 | Ibiden, Co., Ltd. | Method of manufacturing printed wiring board |
-
2012
- 2012-06-27 CN CN201210215060.6A patent/CN103517583B/en active Active
- 2012-07-10 TW TW101124843A patent/TWI538582B/en active
-
2013
- 2013-06-24 US US13/925,136 patent/US9265146B2/en active Active
- 2013-06-26 JP JP2013133466A patent/JP2014011464A/en active Pending
-
2015
- 2015-12-31 US US14/985,657 patent/US20160135295A1/en not_active Abandoned
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6809269B2 (en) * | 2002-12-19 | 2004-10-26 | Endicott Interconnect Technologies, Inc. | Circuitized substrate assembly and method of making same |
US20050236176A1 (en) * | 2004-04-22 | 2005-10-27 | Phoenix Precision Technology Corporation | Circuit board with identifiable information and method for fabricating the same |
Also Published As
Publication number | Publication date |
---|---|
CN103517583A (en) | 2014-01-15 |
TWI538582B (en) | 2016-06-11 |
US9265146B2 (en) | 2016-02-16 |
TW201401941A (en) | 2014-01-01 |
CN103517583B (en) | 2016-09-28 |
JP2014011464A (en) | 2014-01-20 |
US20140000950A1 (en) | 2014-01-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20160135295A1 (en) | Multi-layer circuit board | |
US8419884B2 (en) | Method for manufacturing multilayer wiring substrate | |
TWI466607B (en) | Printed circuit board having buried component and method for manufacturing same | |
TWI498067B (en) | Multilayer circuit board and method for manufacturing same | |
JP2011159855A (en) | Partially multilayer printed circuit board, and method of manufacturing the same | |
TWI538584B (en) | Embedded high density interconnection printed circuit board and method for manufactruing same | |
TW201406224A (en) | Multilayer printed circuit board and method for manufacturing same | |
US20170006699A1 (en) | Multilayer circuit board, semiconductor apparatus, and method of manufacturing multilayer circuit board | |
US8723050B2 (en) | Multilayer printed circuit board and method for making same | |
US20130092420A1 (en) | Embedded multilayer printed circuit board and method | |
TW201406222A (en) | Multilayer printed circuit board and method for manufacturing same | |
KR100601483B1 (en) | Parallel MLB granted interlayer conductivity by viapost and method thereof | |
TWI519225B (en) | Manufacturing method of multilayer flexible circuit structure | |
US20140182899A1 (en) | Rigid-flexible printed circuit board and method for manufacturing same | |
JP5581828B2 (en) | Multilayer circuit board and substrate manufacturing method | |
TW201406223A (en) | Multilayer printed circuit board and method for manufacturing same | |
TWI477214B (en) | Printed circuit board having buried component and method for manufacturing same | |
KR101138542B1 (en) | Manufactory method for multi-layer printed circuit board | |
KR20190124616A (en) | Method of manufacturing the printed circuit board | |
KR20090121676A (en) | Method for manufacturing substrate and the substrate manufactured by the method | |
TWI461135B (en) | Method for fabricating circuit board | |
WO2021248612A1 (en) | Circuit substrate preparation method and circuit substrate | |
KR101097504B1 (en) | The method for preparing multi layered circuit board | |
TWI519224B (en) | Manufacturing method of multilayer flexible circuit structure | |
KR100704927B1 (en) | Pcb using paste bump and method of manufacturing thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ZHEN DING TECHNOLOGY CO., LTD., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HSU, CHE-WEI;HSU, SHIH-PING;SIGNING DATES FROM 20130617 TO 20130620;REEL/FRAME:037389/0386 |
|
AS | Assignment |
Owner name: ZHEN DING TECHNOLOGY CO., LTD., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ZHEN DING TECHNOLOGY CO., LTD.;REEL/FRAME:039822/0543 Effective date: 20160902 Owner name: QI DING TECHNOLOGY QINHUANGDAO CO., LTD., CHINA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ZHEN DING TECHNOLOGY CO., LTD.;REEL/FRAME:039822/0543 Effective date: 20160902 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |