US20150382458A1 - Printed wiring board and method of producing the same - Google Patents
Printed wiring board and method of producing the same Download PDFInfo
- Publication number
- US20150382458A1 US20150382458A1 US14/750,161 US201514750161A US2015382458A1 US 20150382458 A1 US20150382458 A1 US 20150382458A1 US 201514750161 A US201514750161 A US 201514750161A US 2015382458 A1 US2015382458 A1 US 2015382458A1
- Authority
- US
- United States
- Prior art keywords
- conductor layer
- region
- printed wiring
- pattern
- circuit pattern
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims description 44
- 239000004020 conductor Substances 0.000 claims abstract description 70
- 239000011347 resin Substances 0.000 claims abstract description 31
- 229920005989 resin Polymers 0.000 claims abstract description 31
- 229910052751 metal Inorganic materials 0.000 claims abstract description 20
- 239000002184 metal Substances 0.000 claims abstract description 20
- 238000007747 plating Methods 0.000 claims description 57
- 229910000679 solder Inorganic materials 0.000 claims description 12
- 238000011161 development Methods 0.000 claims description 5
- 239000000654 additive Substances 0.000 description 14
- 239000011888 foil Substances 0.000 description 13
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 10
- 238000007772 electroless plating Methods 0.000 description 8
- 239000011889 copper foil Substances 0.000 description 7
- 238000005530 etching Methods 0.000 description 7
- 238000012545 processing Methods 0.000 description 6
- 230000000996 additive effect Effects 0.000 description 4
- 230000018109 developmental process Effects 0.000 description 4
- 230000000149 penetrating effect Effects 0.000 description 4
- 239000003054 catalyst Substances 0.000 description 3
- 229910052802 copper Inorganic materials 0.000 description 3
- 239000010949 copper Substances 0.000 description 3
- 239000011521 glass Substances 0.000 description 3
- 239000000463 material Substances 0.000 description 3
- 239000012779 reinforcing material Substances 0.000 description 3
- VTYYLEPIZMXCLO-UHFFFAOYSA-L Calcium carbonate Chemical compound [Ca+2].[O-]C([O-])=O VTYYLEPIZMXCLO-UHFFFAOYSA-L 0.000 description 2
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 2
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 description 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- TZCXTZWJZNENPQ-UHFFFAOYSA-L barium sulfate Chemical compound [Ba+2].[O-]S([O-])(=O)=O TZCXTZWJZNENPQ-UHFFFAOYSA-L 0.000 description 2
- 239000011248 coating agent Substances 0.000 description 2
- 238000000576 coating method Methods 0.000 description 2
- 230000007423 decrease Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000009713 electroplating Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 239000003365 glass fiber Substances 0.000 description 2
- 238000003475 lamination Methods 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 229920001955 polyphenylene ether Polymers 0.000 description 2
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 1
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 1
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 1
- 239000004760 aramid Substances 0.000 description 1
- 229920006231 aramid fiber Polymers 0.000 description 1
- 229920003235 aromatic polyamide Polymers 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 229910000019 calcium carbonate Inorganic materials 0.000 description 1
- 239000004927 clay Substances 0.000 description 1
- 229910052570 clay Inorganic materials 0.000 description 1
- 238000007766 curtain coating Methods 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000009826 distribution Methods 0.000 description 1
- 238000001035 drying Methods 0.000 description 1
- 239000003822 epoxy resin Substances 0.000 description 1
- 239000004744 fabric Substances 0.000 description 1
- 239000000835 fiber Substances 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 239000010931 gold Substances 0.000 description 1
- 239000011256 inorganic filler Substances 0.000 description 1
- 229910003475 inorganic filler Inorganic materials 0.000 description 1
- 238000010030 laminating Methods 0.000 description 1
- 239000007788 liquid Substances 0.000 description 1
- 230000000116 mitigating effect Effects 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 239000004745 nonwoven fabric Substances 0.000 description 1
- 229910052763 palladium Inorganic materials 0.000 description 1
- 229920000647 polyepoxide Polymers 0.000 description 1
- 229920000728 polyester Polymers 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
- 239000009719 polyimide resin Substances 0.000 description 1
- 230000007261 regionalization Effects 0.000 description 1
- 238000007788 roughening Methods 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
- 239000004332 silver Substances 0.000 description 1
- 238000005507 spraying Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 239000000454 talc Substances 0.000 description 1
- 229910052623 talc Inorganic materials 0.000 description 1
- OGIDPMRJRNCKJF-UHFFFAOYSA-N titanium oxide Inorganic materials [Ti]=O OGIDPMRJRNCKJF-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0296—Conductive pattern lay-out details not covered by sub groups H05K1/02 - H05K1/0295
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0296—Conductive pattern lay-out details not covered by sub groups H05K1/02 - H05K1/0295
- H05K1/0298—Multilayer circuits
-
- C—CHEMISTRY; METALLURGY
- C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
- C25D—PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
- C25D5/00—Electroplating characterised by the process; Pretreatment or after-treatment of workpieces
- C25D5/02—Electroplating of selected surface areas
- C25D5/022—Electroplating of selected surface areas using masking means
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B32—LAYERED PRODUCTS
- B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
- B32B15/00—Layered products comprising a layer of metal
- B32B15/04—Layered products comprising a layer of metal comprising metal as the main or only constituent of a layer, which is next to another layer of the same or of a different material
- B32B15/08—Layered products comprising a layer of metal comprising metal as the main or only constituent of a layer, which is next to another layer of the same or of a different material of synthetic resin
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B32—LAYERED PRODUCTS
- B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
- B32B15/00—Layered products comprising a layer of metal
- B32B15/14—Layered products comprising a layer of metal next to a fibrous or filamentary layer
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B32—LAYERED PRODUCTS
- B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
- B32B15/00—Layered products comprising a layer of metal
- B32B15/20—Layered products comprising a layer of metal comprising aluminium or copper
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B32—LAYERED PRODUCTS
- B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
- B32B27/00—Layered products comprising a layer of synthetic resin
- B32B27/18—Layered products comprising a layer of synthetic resin characterised by the use of special additives
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B32—LAYERED PRODUCTS
- B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
- B32B27/00—Layered products comprising a layer of synthetic resin
- B32B27/18—Layered products comprising a layer of synthetic resin characterised by the use of special additives
- B32B27/20—Layered products comprising a layer of synthetic resin characterised by the use of special additives using fillers, pigments, thixotroping agents
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B32—LAYERED PRODUCTS
- B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
- B32B27/00—Layered products comprising a layer of synthetic resin
- B32B27/28—Layered products comprising a layer of synthetic resin comprising synthetic resins not wholly covered by any one of the sub-groups B32B27/30 - B32B27/42
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B32—LAYERED PRODUCTS
- B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
- B32B27/00—Layered products comprising a layer of synthetic resin
- B32B27/28—Layered products comprising a layer of synthetic resin comprising synthetic resins not wholly covered by any one of the sub-groups B32B27/30 - B32B27/42
- B32B27/281—Layered products comprising a layer of synthetic resin comprising synthetic resins not wholly covered by any one of the sub-groups B32B27/30 - B32B27/42 comprising polyimides
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B32—LAYERED PRODUCTS
- B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
- B32B27/00—Layered products comprising a layer of synthetic resin
- B32B27/28—Layered products comprising a layer of synthetic resin comprising synthetic resins not wholly covered by any one of the sub-groups B32B27/30 - B32B27/42
- B32B27/285—Layered products comprising a layer of synthetic resin comprising synthetic resins not wholly covered by any one of the sub-groups B32B27/30 - B32B27/42 comprising polyethers
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B32—LAYERED PRODUCTS
- B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
- B32B27/00—Layered products comprising a layer of synthetic resin
- B32B27/38—Layered products comprising a layer of synthetic resin comprising epoxy resins
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B32—LAYERED PRODUCTS
- B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
- B32B3/00—Layered products comprising a layer with external or internal discontinuities or unevennesses, or a layer of non-planar form; Layered products having particular features of form
- B32B3/26—Layered products comprising a layer with external or internal discontinuities or unevennesses, or a layer of non-planar form; Layered products having particular features of form characterised by a particular shape of the outline of the cross-section of a continuous layer; characterised by a layer with cavities or internal voids ; characterised by an apertured layer
- B32B3/266—Layered products comprising a layer with external or internal discontinuities or unevennesses, or a layer of non-planar form; Layered products having particular features of form characterised by a particular shape of the outline of the cross-section of a continuous layer; characterised by a layer with cavities or internal voids ; characterised by an apertured layer characterised by an apertured layer, the apertures going through the whole thickness of the layer, e.g. expanded metal, perforated layer, slit layer regular cells B32B3/12
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B32—LAYERED PRODUCTS
- B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
- B32B5/00—Layered products characterised by the non- homogeneity or physical structure, i.e. comprising a fibrous, filamentary, particulate or foam layer; Layered products characterised by having a layer differing constitutionally or physically in different parts
- B32B5/02—Layered products characterised by the non- homogeneity or physical structure, i.e. comprising a fibrous, filamentary, particulate or foam layer; Layered products characterised by having a layer differing constitutionally or physically in different parts characterised by structural features of a fibrous or filamentary layer
- B32B5/022—Non-woven fabric
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B32—LAYERED PRODUCTS
- B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
- B32B5/00—Layered products characterised by the non- homogeneity or physical structure, i.e. comprising a fibrous, filamentary, particulate or foam layer; Layered products characterised by having a layer differing constitutionally or physically in different parts
- B32B5/02—Layered products characterised by the non- homogeneity or physical structure, i.e. comprising a fibrous, filamentary, particulate or foam layer; Layered products characterised by having a layer differing constitutionally or physically in different parts characterised by structural features of a fibrous or filamentary layer
- B32B5/08—Layered products characterised by the non- homogeneity or physical structure, i.e. comprising a fibrous, filamentary, particulate or foam layer; Layered products characterised by having a layer differing constitutionally or physically in different parts characterised by structural features of a fibrous or filamentary layer the fibres or filaments of a layer being of different substances, e.g. conjugate fibres, mixture of different fibres
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B32—LAYERED PRODUCTS
- B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
- B32B7/00—Layered products characterised by the relation between layers; Layered products characterised by the relative orientation of features between layers, or by the relative values of a measurable parameter between layers, i.e. products comprising layers having different physical, chemical or physicochemical properties; Layered products characterised by the interconnection of layers
- B32B7/04—Interconnection of layers
- B32B7/06—Interconnection of layers permitting easy separation
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C18/00—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating
- C23C18/16—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating by reduction or substitution, e.g. electroless plating
- C23C18/1601—Process or apparatus
- C23C18/1633—Process of electroless plating
- C23C18/1646—Characteristics of the product obtained
- C23C18/165—Multilayered product
- C23C18/1651—Two or more layers only obtained by electroless plating
-
- C—CHEMISTRY; METALLURGY
- C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
- C25D—PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
- C25D7/00—Electroplating characterised by the article coated
- C25D7/12—Semiconductors
- C25D7/123—Semiconductors first coated with a seed layer or a conductive layer
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/115—Via connections; Lands around holes or via connections
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/02—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
- H05K3/108—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by semi-additive methods; masks therefor
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
- H05K3/18—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern using precipitation techniques to apply the conductive material
- H05K3/188—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern using precipitation techniques to apply the conductive material by direct electroplating
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/42—Plated through-holes or plated via connections
- H05K3/425—Plated through-holes or plated via connections characterised by the sequence of steps for plating the through-holes or via connections in relation to the conductive pattern
- H05K3/427—Plated through-holes or plated via connections characterised by the sequence of steps for plating the through-holes or via connections in relation to the conductive pattern initial plating of through-holes in metal-clad substrates
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B32—LAYERED PRODUCTS
- B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
- B32B2255/00—Coating on the layer surface
- B32B2255/06—Coating on the layer surface on metal layer
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B32—LAYERED PRODUCTS
- B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
- B32B2255/00—Coating on the layer surface
- B32B2255/10—Coating on the layer surface on synthetic resin layer or on natural or synthetic rubber layer
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B32—LAYERED PRODUCTS
- B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
- B32B2255/00—Coating on the layer surface
- B32B2255/20—Inorganic coating
- B32B2255/205—Metallic coating
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B32—LAYERED PRODUCTS
- B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
- B32B2260/00—Layered product comprising an impregnated, embedded, or bonded layer wherein the layer comprises an impregnation, embedding, or binder material
- B32B2260/02—Composition of the impregnated, bonded or embedded layer
- B32B2260/021—Fibrous or filamentary layer
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B32—LAYERED PRODUCTS
- B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
- B32B2260/00—Layered product comprising an impregnated, embedded, or bonded layer wherein the layer comprises an impregnation, embedding, or binder material
- B32B2260/04—Impregnation, embedding, or binder material
- B32B2260/046—Synthetic resin
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B32—LAYERED PRODUCTS
- B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
- B32B2262/00—Composition or structural features of fibres which form a fibrous or filamentary layer or are present as additives
- B32B2262/02—Synthetic macromolecular fibres
- B32B2262/0261—Polyamide fibres
- B32B2262/0269—Aromatic polyamide fibres
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B32—LAYERED PRODUCTS
- B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
- B32B2262/00—Composition or structural features of fibres which form a fibrous or filamentary layer or are present as additives
- B32B2262/02—Synthetic macromolecular fibres
- B32B2262/0276—Polyester fibres
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B32—LAYERED PRODUCTS
- B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
- B32B2262/00—Composition or structural features of fibres which form a fibrous or filamentary layer or are present as additives
- B32B2262/10—Inorganic fibres
- B32B2262/101—Glass fibres
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B32—LAYERED PRODUCTS
- B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
- B32B2262/00—Composition or structural features of fibres which form a fibrous or filamentary layer or are present as additives
- B32B2262/14—Mixture of at least two fibres made of different materials
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B32—LAYERED PRODUCTS
- B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
- B32B2270/00—Resin or rubber layer containing a blend of at least two different polymers
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B32—LAYERED PRODUCTS
- B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
- B32B2307/00—Properties of the layers or laminate
- B32B2307/20—Properties of the layers or laminate having particular electrical or magnetic properties, e.g. piezoelectric
- B32B2307/202—Conductive
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B32—LAYERED PRODUCTS
- B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
- B32B2307/00—Properties of the layers or laminate
- B32B2307/70—Other properties
- B32B2307/748—Releasability
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B32—LAYERED PRODUCTS
- B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
- B32B2457/00—Electrical equipment
- B32B2457/08—PCBs, i.e. printed circuit boards
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/30—Details of processes not otherwise provided for in H05K2203/01 - H05K2203/17
Definitions
- the present invention relates to a printed wiring board having a small difference in thickness between the conductor layers formed on the front and back surfaces and a producing method thereof.
- the subtractive method includes a limit to forming a fine pattern because the accuracy of the circuit width is determined by the conductor thickness as described in JP 2010-87213 A.
- the additive method is excellent in the high-precision fine pattern formation of, for example, ⁇ 10 ⁇ m in the circuit width of 50 ⁇ m or less because the accuracy of the circuit width is hardly affected by the conductor thickness.
- the additive method includes a full-additive method and a semi-additive method, and the mainstream technology is the semi-additive method.
- the semi-additive method includes a MSAP (Modified Semi Additive Process) as the derived technology.
- a seed layer of electroless plating is formed on the entire insulating resin, and a plating resist is formed on the seed layer as described in JP 2003-8222 A and JP 2007-88476 A. Then, the plating resist is exposed and developed, and the plating resist in a place where a circuit pattern, a via hole and the like are desired to be formed is removed. Then, a circuit pattern, a via hole, and the like are formed by electrolytic pattern plating in the portion where the plating resist is removed. Lastly, the plating resist is removed, the seed layer (electroless plating layer) is removed by flash etching, and the electroless plating catalyst is removed, whereby a circuit is formed.
- MSAP uses the copper laminated on the insulating resin layer as a seed layer as described in JP 2007-88476 A, and is the same as the semi-additive method except that the catalyst removal is not required.
- the electroless plating is required as a seed layer at least on the inner wall of a hole formed as a via hole, however, the electroless plating on the entire insulating resin surface is not required as in the semi-additive method. Therefore, the seed layer can be formed relatively easily. Furthermore, there is no need to remove the palladium used as the catalyst during the electroless plating. Based on these characteristics, the MSAP can form a fine circuit relatively more easily than the semi-additive method.
- the lower part of the circuit becomes skirt shape trailing long on both sides.
- the trailing amount is determined by the thickness of the conductor layer, and the thinner the circuit is, the higher the ratio of the trailing amount to the circuit width is. Therefore, when a fine circuit is attempted to be formed, the cross-sectional shape of the conductor layer forming the circuit becomes close to a trapezoid.
- the cross-sectional shape becomes a triangle in a further thinner circuit, and in an extreme example, the trailing becomes too large to configure the vertices of a triangle, the conductor thickness and the circuit width become smaller than the design value, whereby the circuit formation cannot be said as normal any longer.
- a circuit having such a shape there is also a problem that the electrical characteristics are not stable.
- the thickness of the conductor layer is greatly affected by the density of the pattern.
- the current density for performing the electrolytic pattern plating is affected by the density of the circuit pattern area, and therefore, when the surface includes a region having a dense pattern area and a region having a sparse pattern area, the distribution of the plating thickness becomes poorer. Therefore, it is difficult to make a surface having a uniform plating thickness.
- the circuit pattern area on each of the front and back surfaces of the insulating board is not the same, the densities of the circuit patterns are largely different, and the like, the current density increases on the surface of the sparse pattern, and the conductor layer (plating thickness) becomes thicker.
- the object of the present invention is to provide a printed wiring board where the influence of the density of the circuit pattern in each region on the conductor layer thickness is reduced when the circuit pattern area is different for each region of the printed wiring board, and a producing method thereof.
- an insulating board including a conductive metal layer formed on both surfaces of an insulating resin
- the circuit patterns formed on both surfaces of the insulating board includes a pattern with line width accuracy of ⁇ 10 ⁇ m or less, and a conductor layer thickness in a region having a dense circuit pattern area and a conductor layer thickness in a region having a sparse circuit pattern area have a following relational expression:
- conductor layer thickness of dense region/conductor layer thickness of sparse region 0.7 to 1.0.
- the conductor layer configuring a circuit pattern in each region has an approximately uniform thickness. Therefore, there is an effect that the current density becomes uniform, and that the manufacturing yield and the reliability can be improved.
- the density difference of the circuit pattern area in each region can be reduced and made uniform by a dummy pattern being added to a region having a sparse circuit pattern area. Therefore, the conductor layer thickness becomes stable and uniform.
- the dummy pattern is added to a region having a sparse circuit pattern area in a product, whereby the number of printed wiring boards (products) cut out from a panel is increased, and the productivity improvement and cost reduction can be achieved.
- the present invention can be also applied to a product where the dummy pattern cannot be added into the product to be shipped for reasons such as electrical characteristics.
- FIG. 1 is a cross-sectional view showing a printed wiring board according to an embodiment of the present invention.
- FIGS. 2A to 2K are cross-sectional views showing a producing method of a printed wiring board according to the embodiment of the present invention.
- the printed wiring board 100 is formed from an insulating board 10 including an insulating resin 1 and a conductive metal foil 2 (conductive metal layer) formed on both surfaces of the insulating resin 1 , a via hole 3 penetrating the insulating board 10 , a conductor layer 6 made of electrolytic pattern plating formed on an upper portion of the insulating board 10 and also on an inner wall surface of the via hole 3 , and a solder resist 8 , as shown in FIG. 1 .
- the circuit patterns 5 and 5 ′ including the conductor layer 6 and having different pattern areas are formed on both surfaces of the insulating board 10 .
- the insulating resin 1 for example, an epoxy resin, a bismaleimide-triazine resin, a polyimide resin, an organic resin such as a polyphenylene ether (PPE) resin can be mentioned. These organic resins may be used in a mixture of two or more thereof.
- PPE polyphenylene ether
- the organic resin to which a reinforcing material is blended is preferred to be used.
- the reinforcing material for example, a glass fiber, a nonwoven glass fabric, an aramid nonwoven fabric, an aramid fiber, a polyester fiber, and the like can be mentioned. These reinforcing materials may be used in combination of two or more thereof.
- the insulating resin 1 is more preferably formed from an organic resin containing a glass material such as a glass fiber. Furthermore, the insulating resin 1 may include an inorganic filler material such as silica, barium sulfate, talc, clay, glass, calcium carbonate, and titanium oxide.
- an inorganic filler material such as silica, barium sulfate, talc, clay, glass, calcium carbonate, and titanium oxide.
- the conductive metal foil 2 is attached on the surface of the insulating resin 1 as a seed layer of the electroplating, and the insulating board 10 is made by press processing or the like.
- the conductive metal foil 2 for example a thin copper foil is preferred.
- the conductor layer 6 for forming the circuit pattern 5 is formed, and the via hole 3 penetrating the insulating board 10 is formed.
- the conductor layer 6 is also formed on the inner wall surface of the via hole 3 .
- the conductor layer 6 for example, the conductive resin layer, the metal plating layer, and the like can be mentioned, and in particular, a copper plating layer is preferred due to the ease of processing such as etching.
- the circuit patterns 5 and 5 ′ include in part or in the whole a fine pattern having a line width of 50 ⁇ m or less, difficult to be produced in the subtractive method. It is preferred that the line width has the accuracy of ⁇ 10 ⁇ m or less.
- the circuit patterns 5 and 5 ′ are different patterns from each other, and are formed on both surfaces of the insulating board 10 . Then, the thickness of the conductor layer 6 in a region having a dense area of the circuit patterns 5 and 5 ′ and the thickness of the conductor layer 6 in a region having a sparse area are approximately uniform, and specifically, they have the following relational expression:
- conductor layer thickness in a dense region/conductor layer thickness in a sparse region 0.7 to 1.0.
- the “region” means each of the front and back surfaces of the insulating board 10 having the corresponding one of the circuit patterns 5 and 5 ′.
- the present invention is not limited thereto, and the region may be, for example, a region having a different pattern area on a surface of the insulating board.
- a region having a dense pattern area and a region having a sparse pattern area do not necessarily have to be adjacent.
- the dense region and the sparse region may divide the entire surface into two parts using only the two regions, or may divide a part of the surface.
- the method of producing a printed wiring board according to the embodiment of the present invention includes the following steps (i) to (viii):
- the method of producing a printed wiring board according to the embodiment of the present invention will be described with reference to FIGS. 2A to 2K .
- the insulating resin 1 , the conductive metal foil 2 , the via hole 3 , and the like are the same as described above, and details will be omitted.
- the insulating board 10 obtained by the conductive metal foil 2 being formed on both surfaces of the insulating resin 1 is prepared.
- the conductive metal foil 2 for example, the thin copper foil having a thickness of about 3 ⁇ m is used.
- the resin coated copper foil may be laminated on the insulating resin board, or for example, the copper foil with carrier including the thin copper foil with a thickness of 3 ⁇ m and the carrier foil with a thickness of 18 ⁇ m may be laminated on the insulating resin with the prepreg interposed therebetween.
- the carrier foil is removed after the lamination.
- the insulating board 10 may be a copper-clad laminated board where the thin copper foil is preformed.
- the hole 3 a for via hole penetrating the insulating board 10 is formed.
- the hole 3 a for via hole may be formed by a drill or a laser beam being used.
- the conductive metal foil 2 directly above the hole 3 a for via hole may be opened at the same time.
- the hole 3 a for via hole may have the resin residue remaining on the inner wall surface and the like when any of the methods of the drill or the laser beam is used. In that case, the resin residue is removed by desmear processing.
- the seed layer 31 is formed at least on the inner wall surface of the hole 3 a for via hole by electroless plating.
- the plating resist 4 for performing the electrolytic pattern plating described below is formed on both surfaces.
- a dry film dedicated to the electrolytic pattern plating such as RY-3525 manufactured by Hitachi Chemical Co.
- RY-3525 manufactured by Hitachi Chemical Co.
- the plating resist 4 is exposed and developed, and the plating resist pattern 11 for producing a circuit pattern portion and a dummy pattern described below is formed.
- the plating resist opening for the dummy pattern is indicated by reference numeral 51 a.
- the conductor layer 6 is formed on the inner wall surface of the hole 3 a for via hole and both surfaces of the insulating board 10 by the electrolytic pattern plating being performed, and the via hole 3 , the circuit patterns 5 and 5 ′, and the dummy pattern 51 are formed.
- the plating thickness (conductor thickness) of the conductor layer 6 is set as, for example, 15 ⁇ m.
- the circuit patterns 5 and 5 ′ are patterns having different areas from each other, the thickness of the conductor layer 6 in the dense area region and the thickness of the conductor layer 6 in the sparse area region are approximately uniform.
- the circuit pattern 5 and the dummy pattern 51 are formed in the region having a sparse circuit pattern area so that the area of the circuit pattern 5 ′ in a dense region having a large circuit pattern area is 1.2 times or less, preferably 1.2 times to 1.0 times, as large as the area of the circuit pattern 5 in a sparse region among the individual regions of the insulating board 10 .
- the circuit pattern area in each region of the insulating board 10 becomes approximately uniform, and the above-described relational expression can be achieved:
- conductor layer thickness in a dense region/conductor layer thickness in a sparse region 0.7 to 1.0.
- conductor layer thickness in a dense region/conductor layer thickness in a sparse region 0.4 to 1.0.
- the etching resist 7 of a dry film (such as AQ-1558 manufactured by Asahi Kasei E-Materials Co., Ltd.) is formed on the surfaces of the conductor layer 6 , the via hole 3 , the circuit patterns 5 and 5 ′, and the dummy pattern 51 . Then, as shown in FIG. 2G , the exposure and the development are performed, and the dummy pattern 51 is exposed.
- a dry film such as AQ-1558 manufactured by Asahi Kasei E-Materials Co., Ltd.
- the dummy pattern 51 is selectively removed by etching using the subtractive method.
- the conductive metal foil 2 underside of the dummy pattern 51 is also removed.
- the etching resist 7 and the plating resist pattern 11 are peeled off.
- the conductive metal foil 2 exposed from the conductor layer 6 is removed by flash etching.
- the solder resist 8 is formed in a predetermined position on the surface, and the printed wiring board 100 is obtained.
- the method of forming the solder resist 8 includes: firstly using the spray coating, roll coating, curtain coating, screen method, and the like; and applying and drying the photosensitive liquid solder resist, or pasting the photosensitive dry film solder resist by roll lamination. Then, the pad portion may be opened by the exposure and the development, heated and hardened, and the outer shape processing may be performed.
- the solder resist thickness is set as, for example, 20 ⁇ m.
- the forming surface may be subjected to the roughening processing of copper such as the CZ processing.
- the electroless nickel plating may be formed with a thickness of 3 ⁇ m or more, and thereon, the electroless gold plating may be formed with a thickness of 0.03 ⁇ m or more (preferably 0.05 ⁇ m or more, 0.3 ⁇ m or more for the wire bonding applications).
- the solder precoat is performed thereon. It may be formed by the electrolytic plating, rather than the electroless plating. Rather than the plating, the water-soluble anticorrosive organic coating (such as Glicoat-SMD manufactured by Shikoku Chemicals Corp.) may be formed, or the electroless silver plating, or the electroless tin plating may be formed.
- the method of producing the printed wiring board shown in this embodiment is described by exemplifying the double-sided board, the method is not limited to the double-sided board, and is applicable to a multilayer board, a build-up multilayer board, and the like, and it is needless to say that the method can be applied to the circuit surface of any printed wiring board such as the outer layer circuit, and the inner layer circuit.
- circuit forming method is described using the MSAP, the method is not intended to be limited to the MSAP, and even the semi-additive method can be applied.
- the via hole is not limited to the through-hole, and is also applicable to the non-through hole.
Abstract
conductor layer thickness in a dense region/conductor layer thickness in a sparse region=0.7 to 1.0.
Description
- 1. Technical Field
- The present invention relates to a printed wiring board having a small difference in thickness between the conductor layers formed on the front and back surfaces and a producing method thereof.
- 2. Background
- When a circuit is formed on a board, there are a subtractive method and an additive method. The subtractive method includes a limit to forming a fine pattern because the accuracy of the circuit width is determined by the conductor thickness as described in JP 2010-87213 A.
- In contrast to this, the additive method is excellent in the high-precision fine pattern formation of, for example, ±10 μm in the circuit width of 50 μm or less because the accuracy of the circuit width is hardly affected by the conductor thickness. The additive method includes a full-additive method and a semi-additive method, and the mainstream technology is the semi-additive method. Furthermore, the semi-additive method includes a MSAP (Modified Semi Additive Process) as the derived technology.
- In the semi-additive method, a seed layer of electroless plating is formed on the entire insulating resin, and a plating resist is formed on the seed layer as described in JP 2003-8222 A and JP 2007-88476 A. Then, the plating resist is exposed and developed, and the plating resist in a place where a circuit pattern, a via hole and the like are desired to be formed is removed. Then, a circuit pattern, a via hole, and the like are formed by electrolytic pattern plating in the portion where the plating resist is removed. Lastly, the plating resist is removed, the seed layer (electroless plating layer) is removed by flash etching, and the electroless plating catalyst is removed, whereby a circuit is formed.
- MSAP uses the copper laminated on the insulating resin layer as a seed layer as described in JP 2007-88476 A, and is the same as the semi-additive method except that the catalyst removal is not required. In MSAP, when a via hole is formed, the electroless plating is required as a seed layer at least on the inner wall of a hole formed as a via hole, however, the electroless plating on the entire insulating resin surface is not required as in the semi-additive method. Therefore, the seed layer can be formed relatively easily. Furthermore, there is no need to remove the palladium used as the catalyst during the electroless plating. Based on these characteristics, the MSAP can form a fine circuit relatively more easily than the semi-additive method.
- In the subtractive method described in JP 2010-87213 A, the lower part of the circuit becomes skirt shape trailing long on both sides. The trailing amount is determined by the thickness of the conductor layer, and the thinner the circuit is, the higher the ratio of the trailing amount to the circuit width is. Therefore, when a fine circuit is attempted to be formed, the cross-sectional shape of the conductor layer forming the circuit becomes close to a trapezoid. The cross-sectional shape becomes a triangle in a further thinner circuit, and in an extreme example, the trailing becomes too large to configure the vertices of a triangle, the conductor thickness and the circuit width become smaller than the design value, whereby the circuit formation cannot be said as normal any longer. In a circuit having such a shape, there is also a problem that the electrical characteristics are not stable.
- In the electrolytic pattern plating performed in the semi-additive method and the MSAP described in JP 2003-8222 A and JP 2007-88476 A, the problems such as the following (I) and (II) can be mentioned:
- (I) The thickness of the conductor layer (plating thickness) is greatly affected by the density of the pattern.
- The current density for performing the electrolytic pattern plating is affected by the density of the circuit pattern area, and therefore, when the surface includes a region having a dense pattern area and a region having a sparse pattern area, the distribution of the plating thickness becomes poorer. Therefore, it is difficult to make a surface having a uniform plating thickness. In particular, when the circuit pattern area on each of the front and back surfaces of the insulating board is not the same, the densities of the circuit patterns are largely different, and the like, the current density increases on the surface of the sparse pattern, and the conductor layer (plating thickness) becomes thicker. On the contrary, there are problems that the current density decreases on the surface of the dense pattern, and the conductor layer (plating thickness) becomes thinner.
- (II) The reduction of the plating thickness by a sneak current value.
- During the electrolytic pattern plating, when the areas of the circuit patterns are largely different on the front and back surfaces of the board, and different current values are passed on the front and back surfaces, the sneak current value phenomenon occurs on the surface of the lower current value. Therefore, when the boards are continuously input, the tendency that the plating thickness is reduced in accordance with the plating input order can be confirmed. It is necessary to input more boards than the number of normal dummy boards for the mitigation of the phenomenon, however, this does not solve the problem completely.
- When different current values are passed on the front and back surfaces, the amount of sneak current value is different depending on the number of input boards. From the influence, the phenomenon that the plating thickness of each panel changes depending on the number of boards to be input occurs.
- The object of the present invention is to provide a printed wiring board where the influence of the density of the circuit pattern in each region on the conductor layer thickness is reduced when the circuit pattern area is different for each region of the printed wiring board, and a producing method thereof.
- The printed wiring board according to this embodiment includes:
- an insulating board including a conductive metal layer formed on both surfaces of an insulating resin; and
- a conductor layer formed on both surfaces of the insulating board, the conductor layer including a different circuit pattern depending on a region. The circuit patterns formed on both surfaces of the insulating board includes a pattern with line width accuracy of ±10 μm or less, and a conductor layer thickness in a region having a dense circuit pattern area and a conductor layer thickness in a region having a sparse circuit pattern area have a following relational expression:
-
conductor layer thickness of dense region/conductor layer thickness of sparse region=0.7 to 1.0. - The method of producing a printed wiring board according to this embodiment includes:
- producing an insulating board obtained by forming a conductive metal layer on both surfaces of an insulating resin;
- forming a plating resist on both surfaces of the insulating board, then performing exposure and development, and forming resist patterns different from each other on the respective surfaces;
- performing electrolytic pattern plating on both surfaces of the insulating board where the resist pattern is formed, and forming a conductor layer configuring a circuit pattern having line width accuracy of ±10 μm or less and being different in pattern depending on a region;
- removing the plating resist and the conductive metal layer from both surfaces of the insulating board, then forming a solder resist layer on both surfaces of the insulating board; and
- forming a dummy pattern and the circuit pattern in a region having a sparse circuit pattern area so that the circuit pattern area in a region having a dense circuit pattern area is 1.2 times to 1.0 times as large as the circuit pattern area in a region having a sparse circuit pattern area out of both surfaces of the insulating board, and removing the conductor layer from the dummy pattern after the the electrolytic pattern plating.
- According to this embodiment, even when the density of the circuit pattern area is largely different for each of the regions, the conductor layer configuring a circuit pattern in each region has an approximately uniform thickness. Therefore, there is an effect that the current density becomes uniform, and that the manufacturing yield and the reliability can be improved.
- According to the method of producing the printed wiring board in this embodiment, with respect to the difference of the circuit pattern area in each region of the printed wiring board, the density difference of the circuit pattern area in each region can be reduced and made uniform by a dummy pattern being added to a region having a sparse circuit pattern area. Therefore, the conductor layer thickness becomes stable and uniform.
- In addition, conventionally, so that the influence of the density of the circuit pattern is reduced, the number of printed wiring board (products) to be cut out from one sheet of a panel has been limited. In the present invention, the dummy pattern is added to a region having a sparse circuit pattern area in a product, whereby the number of printed wiring boards (products) cut out from a panel is increased, and the productivity improvement and cost reduction can be achieved. The present invention can be also applied to a product where the dummy pattern cannot be added into the product to be shipped for reasons such as electrical characteristics.
- When different current values are passed on both surfaces (front and back) of the printed wiring board, a sneak current occurs. As a result, the reduction of the plating thickness (the thickness of the conductor layer) occurs according to the input order of the plating. In contrast to this, the difference between the pattern densities of the front and back surfaces is reduced as described above, whereby the same current value can be passed on the front and back surfaces. Thereby, the sneak current does not occur, and the decrease of the plating thickness depending on the input order can be prevented. Due to this effect, the need to mitigate the reduction of plating thickness by using the dummy board is eliminated, and the productivity improvement and the cost reduction can be achieved by the number of dummy boards to be input being significantly reduced. Furthermore, the sneak current does not occur, and therefore, a plating thickness having a uniform thickness can be obtained irrespective of the number of input boards. Therefore, the quality of the printed wiring board becomes uniform, and the improvement of the manufacturing yield and the reliability can be achieved.
- Furthermore, even when a plating bath unsuitable for the pattern plating is applied, a uniform plating thickness can be obtained.
-
FIG. 1 is a cross-sectional view showing a printed wiring board according to an embodiment of the present invention; and -
FIGS. 2A to 2K are cross-sectional views showing a producing method of a printed wiring board according to the embodiment of the present invention. - The printed
wiring board 100 according to the embodiment of the present invention is formed from an insulatingboard 10 including an insulatingresin 1 and a conductive metal foil 2 (conductive metal layer) formed on both surfaces of the insulatingresin 1, a viahole 3 penetrating the insulatingboard 10, aconductor layer 6 made of electrolytic pattern plating formed on an upper portion of the insulatingboard 10 and also on an inner wall surface of the viahole 3, and a solder resist 8, as shown inFIG. 1 . On both surfaces of the insulatingboard 10, thecircuit patterns conductor layer 6 and having different pattern areas are formed. - As a material forming the insulating
resin 1, for example, an epoxy resin, a bismaleimide-triazine resin, a polyimide resin, an organic resin such as a polyphenylene ether (PPE) resin can be mentioned. These organic resins may be used in a mixture of two or more thereof. When an organic resin is used as the insulatingresin 1, the organic resin to which a reinforcing material is blended is preferred to be used. As the reinforcing material, for example, a glass fiber, a nonwoven glass fabric, an aramid nonwoven fabric, an aramid fiber, a polyester fiber, and the like can be mentioned. These reinforcing materials may be used in combination of two or more thereof. The insulatingresin 1 is more preferably formed from an organic resin containing a glass material such as a glass fiber. Furthermore, the insulatingresin 1 may include an inorganic filler material such as silica, barium sulfate, talc, clay, glass, calcium carbonate, and titanium oxide. - For example, when a circuit pattern is formed by the MSAP, the
conductive metal foil 2 is attached on the surface of the insulatingresin 1 as a seed layer of the electroplating, and the insulatingboard 10 is made by press processing or the like. As theconductive metal foil 2, for example a thin copper foil is preferred. - On the insulating
board 10, theconductor layer 6 for forming thecircuit pattern 5 is formed, and the viahole 3 penetrating the insulatingboard 10 is formed. Theconductor layer 6 is also formed on the inner wall surface of the viahole 3. As theconductor layer 6, for example, the conductive resin layer, the metal plating layer, and the like can be mentioned, and in particular, a copper plating layer is preferred due to the ease of processing such as etching. Thecircuit patterns - The
circuit patterns board 10. Then, the thickness of theconductor layer 6 in a region having a dense area of thecircuit patterns conductor layer 6 in a region having a sparse area are approximately uniform, and specifically, they have the following relational expression: -
conductor layer thickness in a dense region/conductor layer thickness in a sparse region=0.7 to 1.0. - Here, in the example in this embodiment, the “region” means each of the front and back surfaces of the insulating
board 10 having the corresponding one of thecircuit patterns - Next, the method of producing a printed wiring board according to an embodiment of the present invention will be described. The method of producing a printed wiring board according to the embodiment of the present invention includes the following steps (i) to (viii):
- (i) a step of producing the insulating board obtained by laminating conductive metal foil on both surfaces of the insulating resin;
- (ii) a step of producing a hole for via hole penetrating the insulating board;
- (iii) a step of forming a plating resist on both surfaces of the insulating board, then performing exposure and development, and forming resist patterns different from each other on the respective surfaces;
- (iv) a step of performing the electrolytic pattern plating on both sides of the insulating board, and forming a conductor layer configuring the circuit pattern and the dummy pattern where the pattern is different on each surface;
- (v) a step of removing the dummy pattern by the subtractive method after the the electrolytic pattern plating;
- (vi) a step of peeling off the plating resist and the etching resist;
- (vii) a step of removing the conductive metal foil (seed layer); and
- (viii) a step of forming the solder resist.
- The method of producing a printed wiring board according to the embodiment of the present invention will be described with reference to
FIGS. 2A to 2K . The insulatingresin 1, theconductive metal foil 2, the viahole 3, and the like are the same as described above, and details will be omitted. - First, as shown in
FIG. 2A , the insulatingboard 10 obtained by theconductive metal foil 2 being formed on both surfaces of the insulatingresin 1 is prepared. As theconductive metal foil 2, for example, the thin copper foil having a thickness of about 3 μm is used. In the method of forming the insulatingboard 10, for example, the resin coated copper foil may be laminated on the insulating resin board, or for example, the copper foil with carrier including the thin copper foil with a thickness of 3 μm and the carrier foil with a thickness of 18 μm may be laminated on the insulating resin with the prepreg interposed therebetween. When the copper foil with carrier is used, the carrier foil is removed after the lamination. Furthermore, the insulatingboard 10 may be a copper-clad laminated board where the thin copper foil is preformed. - Next, as shown in
FIG. 2B , thehole 3 a for via hole penetrating the insulatingboard 10 is formed. Thehole 3 a for via hole may be formed by a drill or a laser beam being used. When thehole 3 a for via hole is formed by a laser beam being used, theconductive metal foil 2 directly above thehole 3 a for via hole may be opened at the same time. - The
hole 3 a for via hole may have the resin residue remaining on the inner wall surface and the like when any of the methods of the drill or the laser beam is used. In that case, the resin residue is removed by desmear processing. - Furthermore, the
seed layer 31 is formed at least on the inner wall surface of thehole 3 a for via hole by electroless plating. - Next, as shown in
FIG. 2C , the plating resist 4 for performing the electrolytic pattern plating described below is formed on both surfaces. As the plating resist 4, a dry film dedicated to the electrolytic pattern plating (such as RY-3525 manufactured by Hitachi Chemical Co.) is used, and is laminated on the insulatingboard 10. - Next, as shown in
FIG. 2D , the plating resist 4 is exposed and developed, and the plating resistpattern 11 for producing a circuit pattern portion and a dummy pattern described below is formed. Here, the plating resist opening for the dummy pattern is indicated byreference numeral 51 a. - Next, as shown in
FIG. 2E , theconductor layer 6 is formed on the inner wall surface of thehole 3 a for via hole and both surfaces of the insulatingboard 10 by the electrolytic pattern plating being performed, and the viahole 3, thecircuit patterns dummy pattern 51 are formed. The plating thickness (conductor thickness) of theconductor layer 6 is set as, for example, 15 μm. - As described above, even though the
circuit patterns conductor layer 6 in the dense area region and the thickness of theconductor layer 6 in the sparse area region are approximately uniform. In order to formsuch circuit patterns circuit pattern 5 and thedummy pattern 51 are formed in the region having a sparse circuit pattern area so that the area of thecircuit pattern 5′ in a dense region having a large circuit pattern area is 1.2 times or less, preferably 1.2 times to 1.0 times, as large as the area of thecircuit pattern 5 in a sparse region among the individual regions of the insulatingboard 10. Thereby, the circuit pattern area in each region of the insulatingboard 10 becomes approximately uniform, and the above-described relational expression can be achieved: -
conductor layer thickness in a dense region/conductor layer thickness in a sparse region=0.7 to 1.0. - In the printed wiring board in size of 50 mm×50 mm to 150 mm ×150 mm, when the area ratio in density of the
circuit patterns -
dense conductor area/sparse conductor area=5 or more, - the following relational expression is obtained:
-
conductor layer thickness in a dense region/conductor layer thickness in a sparse region=0.4 to 1.0. - In contrast to this, introducing the
dummy pattern 51 and suppressing the ratio to 1.2 or less makes it possible to reduce the difference between the conductor layer thicknesses in each region. - Next, as shown in
FIG. 2F , the etching resist 7 of a dry film (such as AQ-1558 manufactured by Asahi Kasei E-Materials Co., Ltd.) is formed on the surfaces of theconductor layer 6, the viahole 3, thecircuit patterns dummy pattern 51. Then, as shown inFIG. 2G , the exposure and the development are performed, and thedummy pattern 51 is exposed. - Next, as shown in
FIG. 2H , thedummy pattern 51 is selectively removed by etching using the subtractive method. In this case, theconductive metal foil 2 underside of thedummy pattern 51 is also removed. - Next, as shown in
FIG. 2I , the etching resist 7 and the plating resistpattern 11 are peeled off. - Next, as shown in
FIG. 2J , theconductive metal foil 2 exposed from theconductor layer 6 is removed by flash etching. - Lastly, as shown in
FIG. 2K , the solder resist 8 is formed in a predetermined position on the surface, and the printedwiring board 100 is obtained. The method of forming the solder resist 8 includes: firstly using the spray coating, roll coating, curtain coating, screen method, and the like; and applying and drying the photosensitive liquid solder resist, or pasting the photosensitive dry film solder resist by roll lamination. Then, the pad portion may be opened by the exposure and the development, heated and hardened, and the outer shape processing may be performed. The solder resist thickness is set as, for example, 20 μm. - Before the solder resist 8 is formed, the forming surface may be subjected to the roughening processing of copper such as the CZ processing. In the opening of the solder resist 8, the electroless nickel plating may be formed with a thickness of 3 μm or more, and thereon, the electroless gold plating may be formed with a thickness of 0.03 μm or more (preferably 0.05 μm or more, 0.3 μm or more for the wire bonding applications). Furthermore, sometimes the solder precoat is performed thereon. It may be formed by the electrolytic plating, rather than the electroless plating. Rather than the plating, the water-soluble anticorrosive organic coating (such as Glicoat-SMD manufactured by Shikoku Chemicals Corp.) may be formed, or the electroless silver plating, or the electroless tin plating may be formed.
- The present invention is not intended to be limited to the embodiment described above, and various modifications and improvements are possible within the scope of the claims.
- For example, although the method of producing the printed wiring board shown in this embodiment is described by exemplifying the double-sided board, the method is not limited to the double-sided board, and is applicable to a multilayer board, a build-up multilayer board, and the like, and it is needless to say that the method can be applied to the circuit surface of any printed wiring board such as the outer layer circuit, and the inner layer circuit.
- In the above, although the circuit forming method is described using the MSAP, the method is not intended to be limited to the MSAP, and even the semi-additive method can be applied.
- The via hole is not limited to the through-hole, and is also applicable to the non-through hole.
Claims (10)
conductor layer thickness in a dense region/conductor layer thickness in a sparse region=0.7 to 1.0.
conductor layer thickness in a dense region/conductor layer thickness in a sparse region=0.7 to 1.0.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2014-134829 | 2014-06-30 | ||
JP2014134829A JP6381997B2 (en) | 2014-06-30 | 2014-06-30 | Method for manufacturing printed wiring board |
Publications (2)
Publication Number | Publication Date |
---|---|
US20150382458A1 true US20150382458A1 (en) | 2015-12-31 |
US9402309B2 US9402309B2 (en) | 2016-07-26 |
Family
ID=54932147
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/750,161 Active US9402309B2 (en) | 2014-06-30 | 2015-06-25 | Printed wiring board and method of producing the same |
Country Status (5)
Country | Link |
---|---|
US (1) | US9402309B2 (en) |
JP (1) | JP6381997B2 (en) |
KR (1) | KR102361851B1 (en) |
CN (1) | CN105323953A (en) |
TW (1) | TWI650049B (en) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN110769617B (en) * | 2018-07-27 | 2020-12-29 | 北大方正集团有限公司 | Aperture compensation method and device in PCB |
JP7203653B2 (en) | 2019-03-20 | 2023-01-13 | キオクシア株式会社 | Storage device and information processing equipment |
JP7079224B2 (en) * | 2019-06-14 | 2022-06-01 | 株式会社荏原製作所 | Non-volatile storage medium for storing plating methods, plating equipment, and programs |
CN113423189B (en) * | 2021-06-21 | 2022-11-25 | 北京世维通科技股份有限公司 | Preparation method of metal electrode |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4281057A (en) * | 1976-06-18 | 1981-07-28 | International Business Machines Corporation | Variable pre-spin drying time control of photoresists thickness |
JPH0194695A (en) * | 1987-10-06 | 1989-04-13 | Meiko Denshi Kogyo Kk | Manufacture of conductive circuit board |
US4889584A (en) * | 1989-03-31 | 1989-12-26 | Meiko Electronics Co., Ltd. | Method of producing conductor circuit boards |
JPH06116799A (en) * | 1992-10-01 | 1994-04-26 | Hitachi Chem Co Ltd | Electroplating method |
JP4802402B2 (en) | 2001-06-25 | 2011-10-26 | 凸版印刷株式会社 | High-density multilayer build-up wiring board and manufacturing method thereof |
JP2006216888A (en) * | 2005-02-07 | 2006-08-17 | Toray Ind Inc | Circuit board material and method for manufacturing circuit board using same |
KR100688864B1 (en) * | 2005-02-25 | 2007-03-02 | 삼성전기주식회사 | Printed circuit board, flip chip ball grid array board and method for manufacturing the same |
KR100633852B1 (en) | 2005-09-22 | 2006-10-16 | 삼성전기주식회사 | Method for manufacturing a substrate with cavity |
KR100794961B1 (en) * | 2006-07-04 | 2008-01-16 | 주식회사제4기한국 | Plasma semi additive process method for manufacturing pcb |
JP2008088522A (en) * | 2006-10-04 | 2008-04-17 | Matsushita Electric Ind Co Ltd | Pattern-plating method |
JP2010087213A (en) | 2008-09-30 | 2010-04-15 | Toppan Printing Co Ltd | Method of manufacturing printed wiring board |
TWI417002B (en) * | 2011-09-19 | 2013-11-21 | Unimicron Technology Corp | Circuit board and manufacturing method thereof |
KR102011840B1 (en) * | 2012-10-19 | 2019-08-19 | 해성디에스 주식회사 | Method of manufacturing circuit board and chip package and circuit board prepared by the same |
KR20140059551A (en) * | 2012-11-08 | 2014-05-16 | 삼성전기주식회사 | Method for forming solder resist post, method for manufacturing electro component package using the same, and electro component package manufactured by the same |
-
2014
- 2014-06-30 JP JP2014134829A patent/JP6381997B2/en active Active
-
2015
- 2015-06-22 KR KR1020150088288A patent/KR102361851B1/en active IP Right Grant
- 2015-06-25 US US14/750,161 patent/US9402309B2/en active Active
- 2015-06-29 CN CN201510367385.XA patent/CN105323953A/en active Pending
- 2015-06-30 TW TW104121076A patent/TWI650049B/en active
Also Published As
Publication number | Publication date |
---|---|
US9402309B2 (en) | 2016-07-26 |
KR20160002361A (en) | 2016-01-07 |
CN105323953A (en) | 2016-02-10 |
JP2016012703A (en) | 2016-01-21 |
TWI650049B (en) | 2019-02-01 |
TW201611673A (en) | 2016-03-16 |
JP6381997B2 (en) | 2018-08-29 |
KR102361851B1 (en) | 2022-02-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8356405B2 (en) | Method of manufacturing printed circuit board | |
US9532466B2 (en) | Method of manufacturing multi-layer circuit board and multi-layer circuit board manufactured by using the method | |
KR100990546B1 (en) | A printed circuit board comprising a plating-pattern buried in via and a method of manufacturing the same | |
EP3557957B1 (en) | Wiring substrate, multilayer wiring substrate, and method for manufacturing wiring substrate | |
US9402309B2 (en) | Printed wiring board and method of producing the same | |
JP5908003B2 (en) | Printed circuit board and printed circuit board manufacturing method | |
KR100674316B1 (en) | Method forming via hole that utilizes lazer drill | |
JP2013168691A (en) | Printed circuit board and method for filling via hole thereof | |
JP2008078343A (en) | Printed wiring board and its manufacturing method | |
KR20180013017A (en) | Printed circuit board | |
KR20150137001A (en) | Method of manufacturing wiring substrate | |
JP2012160559A (en) | Method for manufacturing wiring board | |
JP2006294956A (en) | Multilayer printed circuit board and its manufacturing method | |
KR20100095742A (en) | Manufacturing method for embedded pcb, and embedded pcb structure using the same | |
KR101987378B1 (en) | Method of manufacturing printed circuit board | |
JP6598694B2 (en) | Thick copper circuit board and manufacturing method thereof | |
KR20090085406A (en) | Multi-layer board and manufacturing method thereof | |
JP6640508B2 (en) | Manufacturing method of printed wiring board | |
KR20180129002A (en) | Method of manufacturing the circuit board | |
JP6502106B2 (en) | Method of manufacturing printed wiring board | |
JPH04286389A (en) | Manufacture of circuit board | |
JP2019046956A (en) | Circuit board and manufacturing method thereof | |
JP2016127251A (en) | Printed-circuit board and method for manufacturing the same | |
KR20120026368A (en) | Printed circuit board and method of manufacturing the same | |
JP2024017085A (en) | Pretreatment method for electroless plating |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: KYOCERA CIRCUIT SOLUTIONS, INC., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SAEKI, SHINRI;ISHIOKA, TAKASHI;NAKAMURA, SATOSHI;REEL/FRAME:035906/0842 Effective date: 20150622 |
|
AS | Assignment |
Owner name: KYOCERA CORPORATION, JAPAN Free format text: CHANGE OF NAME;ASSIGNOR:KYOCERA CIRCUIT SOLUTIONS, INC.;REEL/FRAME:038806/0631 Effective date: 20160401 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |