US20150364453A1 - TWO-SIDED-ACCESS EXTENDED WAFER-LEVEL BALL GRID ARRAY (eWLB) PACKAGE, ASSEMBLY AND METHOD - Google Patents

TWO-SIDED-ACCESS EXTENDED WAFER-LEVEL BALL GRID ARRAY (eWLB) PACKAGE, ASSEMBLY AND METHOD Download PDF

Info

Publication number
US20150364453A1
US20150364453A1 US14/832,791 US201514832791A US2015364453A1 US 20150364453 A1 US20150364453 A1 US 20150364453A1 US 201514832791 A US201514832791 A US 201514832791A US 2015364453 A1 US2015364453 A1 US 2015364453A1
Authority
US
United States
Prior art keywords
die
disposed
mold
ewlb
tsa
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US14/832,791
Inventor
Nikolaus W. Schunk
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Avago Technologies International Sales Pte Ltd
Original Assignee
Avago Technologies General IP Singapore Pte Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Avago Technologies General IP Singapore Pte Ltd filed Critical Avago Technologies General IP Singapore Pte Ltd
Priority to US14/832,791 priority Critical patent/US20150364453A1/en
Publication of US20150364453A1 publication Critical patent/US20150364453A1/en
Assigned to BANK OF AMERICA, N.A., AS COLLATERAL AGENT reassignment BANK OF AMERICA, N.A., AS COLLATERAL AGENT PATENT SECURITY AGREEMENT Assignors: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Assigned to AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD. reassignment AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD. TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Assignors: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/16—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
    • H01L25/167—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits comprising optoelectronic devices, e.g. LED, photodiodes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49838—Geometry or layout
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/528—Geometry or layout of the interconnection structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5389—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/19—Manufacturing methods of high density interconnect preforms
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/20—Structure, shape, material or disposition of high density interconnect preforms
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L24/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/96—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being encapsulated in a common layer, e.g. neo-wafer or pseudo-wafer, said common layer being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/10—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
    • H01L25/105—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/02—Details
    • H01L31/0232—Optical elements or arrangements associated with the device
    • H01L31/02325—Optical elements or arrangements associated with the device the optical elements not being integrated nor being directly associated with the device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/58—Optical field-shaping elements
    • H01S5/02248—
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01S—DEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
    • H01S5/00—Semiconductor lasers
    • H01S5/02—Structural details or components not essential to laser action
    • H01S5/022—Mountings; Housings
    • H01S5/023—Mount members, e.g. sub-mount members
    • H01S5/02325—Mechanically integrated components on mount members or optical micro-benches
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/561—Batch processing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/568—Temporary substrate used as encapsulation process aid
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/023—Redistribution layers [RDL] for bonding areas
    • H01L2224/0237—Disposition of the redistribution layers
    • H01L2224/02381—Side view
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/03—Manufacturing methods
    • H01L2224/034—Manufacturing methods by blanket deposition of the material of the bonding area
    • H01L2224/0346—Plating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/03—Manufacturing methods
    • H01L2224/038—Post-treatment of the bonding area
    • H01L2224/0383—Reworking, e.g. shaping
    • H01L2224/0384—Reworking, e.g. shaping involving a mechanical process, e.g. planarising the bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04105—Bonding areas formed on an encapsulation of the semiconductor or solid-state body, e.g. bonding areas on chip-scale packages
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05541—Structure
    • H01L2224/05548—Bonding area integrally formed with a redistribution layer on the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05647—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/061—Disposition
    • H01L2224/0618—Disposition being disposed on at least two different sides of the body, e.g. dual array
    • H01L2224/06181—On opposite sides of the body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/12105—Bump connectors formed on an encapsulation of the semiconductor or solid-state body, e.g. bumps on chip-scale packages
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/1302—Disposition
    • H01L2224/13025—Disposition the bump connector being disposed on a via connection of the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H01L2224/16146—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked the bump connector connecting to a via connection in the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16235—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a via metallisation of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/241—Disposition
    • H01L2224/24135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/24137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/25—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of a plurality of high density interconnect connectors
    • H01L2224/251—Disposition
    • H01L2224/2518—Disposition being disposed on at least two different sides of the body, e.g. dual array
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73259—Bump and HDI connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/94—Batch processes at wafer-level, i.e. with connecting carried out on a wafer comprising a plurality of undiced individual devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/96—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being encapsulated in a common layer, e.g. neo-wafer or pseudo-wafer, said common layer being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
    • H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1017—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support
    • H01L2225/1035—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support the device being entirely enclosed by the support, e.g. high-density interconnect [HDI]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
    • H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1047—Details of electrical connections between containers
    • H01L2225/1058—Bump or bump-like electrical connections, e.g. balls, pillars, posts
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/102—Material of the semiconductor or solid state bodies
    • H01L2924/1025—Semiconducting materials
    • H01L2924/10251—Elemental semiconductors, i.e. Group IV
    • H01L2924/10253—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12041—LED
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12042—LASER
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12043—Photo diode
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
    • H01L2924/15321—Connection portion the connection portion being formed on the die mounting surface of the substrate being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/62—Arrangements for conducting electric current to or from the semiconductor body, e.g. lead-frames, wire-bonds or solder balls

Definitions

  • the invention relates to extended wafer-level ball grid array (eWLB) packaging technologies, and more particularly, to a two-sided-access eWLB package a TSA eWLB assembly, and a method.
  • eWLB extended wafer-level ball grid array
  • Extended, or embedded, wafer-level ball grid array (eWLB) packages are used to extend the size of a WLB package beyond the area of the integrated circuit (IC) die in order to provide it with a higher ball count and greater fan out for making electrical interconnections between the pads of the IC die and external electrical circuitry.
  • IC dies After the IC dies have been fabricated on a semiconductor wafer, they are singulated into individual dies. The individual dies are then reconstituted on an artificial wafer, which typically comprises a piece of tape on which the dies are positioned front face down and a polymer molding material that encapsulates the dies. It should be noted that the dies that are reconstituted on the artificial wafer may be the same types of dies that were singulated from the same wafer or they may be different types of dies that were singulated from different types of wafers.
  • the tape is removed to expose the front side of the wafer, which is the side of the artificial wafer that is co-planar with the front faces of the dies.
  • Wafer-level processes are then used to deposit and pattern layers of dielectric material and metal on the front side of the artificial wafer to form conductive traces. First ends of the conductive traces are in contact with the pads of the dies. Second ends of the conductive traces fan out away from the respective dies. Solder balls are then deposited at particular locations on the front side of the artificial wafer in contact with the second ends of the conductive traces, thereby establishing electrical interconnections between the solder balls and the pads of the respective dies.
  • the artificial wafer is then sawed to singulate the individual eWLB packages from one another.
  • Each singulated eWLB package contains at least one die, but may contain more than one die. In cases where the eWLB package contains more than one die, the dies may of the same type or different types.
  • an eWLB package is typically mounted on a printed circuit board (PCBs) on which other IC packages and/or other electrical components are also mounted.
  • the eWLB package is placed on the PCB such that the solder balls of the eWLB package are in contact with electrical contacts of the PCB.
  • the side of the eWLB package on which the solder balls are disposed is typically referred to as the front side of the package, whereas the opposite side of the eWLB package is typically referred to as the rear side of the package.
  • a solder reflow process is then performed to permanently bond the solder balls of the eWLB package to the respective electrical contacts of the PCB. In this way, the pads of the die(s) of the eWLB package are electrically interconnected with the electrical contacts of the PCB.
  • any electrical wiring that needs to be made inside of the mold is made from the front side of the eWLB package.
  • electrical contact pads of the die are located on the rear face of the die, or on both the front and rear faces of the die.
  • LED light emitting diode
  • VCSEL vertical cavity surface emitting laser diode
  • the invention is directed to a TSA eWLB package, a TSA eWLB assembly, and a method.
  • the TSA eWLB package comprises a mold having a front side and a rear side, a redistribution layer disposed on front side of the mold, at least a first IC die disposed inside of the mold such that a front face of the first IC die is in contact with a redistribution layer disposed on a front side of the mold, a first metal stamp disposed on a rear face of the first IC die such that a portion of the metal stamp is exposed through the rear side of the mold, and at least a first solder ball disposed on the exposed portion of the metal stamp.
  • the TSA eWLB assembly comprises a TSA sWLB package mounted rear-side down on an upper surface of a PCB such that at least a first solder ball of the TSA eWLB package is in contact with the one of a plurality of electrical contacts disposed on the upper surface of the PCB.
  • the method comprises providing a TSA eWLB package and mounting the TSA eWLB package rear-side down on an upper surface of a PCB such that at least a first solder ball of the TSA eWLB package is in contact with a respective one of a plurality of electrical contacts disposed on the upper surface of the PCB.
  • FIGS. 1A-1E illustrate an exemplary embodiment of additional wafer-level process steps that are performed on the original IC die wafer that is used for fabricating IC dies that will subsequently be used (i.e., reconstituted) in artificial wafers of TSA eWLB packages.
  • FIGS. 2A-2E illustrate an exemplary embodiment of process steps that use IC dies created during the process steps shown in FIGS. 1A-1E to fabricate individual TSA eWLB packages.
  • FIG. 3 illustrates a side plan view of a TSA eWLB assembly comprising a TSA eWLB package formed by the process steps shown in FIGS. 2A-2E mounted on a PCB.
  • FIG. 4 illustrates a side plan view of a TSA eWLB assembly shown in FIG. 3 , except that a refractive, Fresnel or holographic optical element (e.g., a lens) is formed in the dielectric layers of the redistribution layer above die.
  • a refractive, Fresnel or holographic optical element e.g., a lens
  • FIG. 5 illustrates a side plan view of the TSA eWLB assembly shown in FIG. 3 with a cap secured to the upper surface of the TSA eWLB package.
  • FIG. 6 illustrates a side plan view of a TSA eWLB assembly in accordance with another illustrative embodiment comprising a TSA eWLB package mounted on a PCB.
  • FIGS. 7A-7E illustrate another illustrative embodiment of additional wafer-level process steps that are performed on the original IC die wafer to obtain IC dies that will subsequently be used (i.e., reconstituted) in TSA eWLB artificial wafers.
  • FIG. 8 illustrates a side plan view of a TSA eWLB assembly in accordance with another illustrative embodiment comprising a stack of TSA eWLB packages mounted on a PCB.
  • FIG. 9 illustrates a side plan view of a TSA eWLB assembly in accordance with another illustrative embodiment comprising a stack of TSA eWLB packages mounted on a PCB.
  • a two-sided-access (TSA) eWLB is provided that makes it possible to easily access electrical contact pads disposed on both the front and rear faces of the die(s) of the eWLB package.
  • TSA two-sided-access
  • metal stamps are formed in the IC die wafer in contact with the rear faces of the IC dies.
  • portions of the metal stamps are exposed through the mold of the artificial wafer.
  • the artificial wafer is sawed to singulate the TSA eWLB packages and the packages are mounted on PCBs, any electrical contact pad that is disposed on the rear face of the IC die can be accessed via the respective metal stamp of the IC die.
  • FIGS. 1A-1E illustrate additional wafer-level process steps that are performed on the original IC die wafer that is used for fabricating IC dies that will subsequently be used (i.e., reconstituted) in artificial wafers of TSA eWLB packages.
  • the process steps shown in FIGS. 1A-1E are performed.
  • a metallization process is performed to form a metal layer 101 on a rear side 100 a of an original IC die wafer 100 .
  • a coating layer (e.g., a layer of photoresist) 102 is formed on top of the metal layer 101 .
  • the coating layer 102 is then patterned by, for example, using standard photolithographic techniques to mask certain areas of the coating layer 102 while other areas of the coating layer are exposed to ultraviolet (UV) radiation and then chemically etching away the exposed regions of the coating layer 102 .
  • UV radiation ultraviolet
  • Other techniques may be used to pattern the coating layer 102 , such as, for example, dry etching techniques.
  • metal stamps 103 are formed on top of the exposed areas of the metal layer 101 .
  • the metal stamps may 103 are typically formed through a galvanic growth process during which the stamps 103 are galvanically grown on top of the exposed areas of the metal layer 101 .
  • the metal stamps 103 may be copper stamps, for example, although other metals may instead be used for this purpose.
  • the remaining portions of the coating layer 102 are then removed by, for example, exposing the patterned coating layer 102 to UV radiation and then chemically etching it away. This leaves the free-standing metal stamps 103 on top of the metal layer 101 .
  • the wafer 100 having the metal layer 101 and the metal stamps 103 thereon is then singulated to produce individual IC dies 110 , each of which has a respective metal stamp 103 on its rear face.
  • FIGS. 2A-2D the process of fabricating the TSA eWLB package is performed, as will now be described with reference to FIGS. 2A-2D .
  • two different types of IC dies 110 and 111 are placed on a wafer-shaped piece of tape 112 with their front faces 110 a and 111 a , respectively, in contact with the upper surface 112 a of the piece of tape 112 that contains a layer of adhesive material (not shown).
  • Both types of the IC dies 110 and 111 have the metal stamps 103 disposed on their rear faces 110 b and 111 b , respectively.
  • the IC dies 110 having the stamps 103 on them were made by the process described above with reference to FIGS. 1A-1E .
  • the IC dies 111 with the stamps 103 on them, while of a different type than the IC dies 110 were also made by the process described above with reference to FIGS. 1A-1E .
  • a polymer mold material 114 is then deposited over the IC dies 110 , 111 such that the IC dies 110 , 111 , their respective stamps 103 , and the upper surface 112 a of the tape 112 are encapsulated in the polymer mold material 114 .
  • the polymer mold material 114 is then cured to form a hardened mold 115 having a front side 115 a and a rear side 115 b .
  • the piece of tape 112 , the mold 115 , the dies 110 , 111 , and their respective stamps 103 together comprise the artificial wafer 120 .
  • the IC dies 110 and 111 are of different types, the distances between their front faces 110 a and 111 a , respectively, and the upper surfaces 103 a of the stamps 103 typically will not necessarily be equal.
  • a grinding process is performed on the rear side 115 b of the mold 115 to reduce the thickness of the mold 115 to the point that all of the metal stamps 103 are exposed through the rear side 115 b of the mold 115 .
  • the rear faces 110 b and 111 b of the dies 110 and 111 are now accessible via the respective metal stamps 103 through openings formed in the rear side 115 a of the mold 115 .
  • the piece of tape 112 is then removed to expose the front faces 110 a and 111 a of the IC dies 110 and 111 , respectively, thereby making the front faces 110 a and 111 a of the dies 110 and 111 , respectively, accessible through openings formed in the front side 115 a of the mold 115 .
  • FIGS. 2A-2D After the wafer-level processing steps shown in FIGS. 2A-2D have been performed, additional wafer-level processing steps are performed to make electrical connections to electrical contact pads (not shown) disposed on the front faces 110 a , 111 a and rear faces 110 b , 111 b of the dies 110 , 111 , respectively, as will now be described with reference to FIG. 2E .
  • a redistribution layer 121 is built up on the front side 120 a of the artificial wafer 120 .
  • the redistribution layer 121 comprises layers of metal and layers of dielectric material that are patterned to form predetermined patterns of electrical traces 122 .
  • TMVs 123 are formed in the wafer 120 that extend through the mold 115 from the front side 115 a to the rear side 115 b of the mold 115 .
  • the TMVs 123 are formed by drilling holes in the mold 115 and then filling the holes with an electrically-conductive material.
  • Some of the electrically conductive traces 122 have first ends that are connected to one of the TMVs 123 and second ends that are connected to electrical contact pads 124 disposed on the front faces 110 a , 111 a of the dies 110 , 111 , respectively.
  • solder balls 127 are deposited on the TMVs 123 and on the metal stamps 103 .
  • solder balls 127 are shown as being spherical in shape, the solder balls 127 are not necessarily spherical in shape and may have any shape.
  • solder ball is intended to denote a small amount of solder having any shape that allows it to provide the necessary electrical connection.
  • FIG. 3 illustrates a side plan view of a TSA eWLB assembly comprising a TSA eWLB package 130 mounted on a PCB 140 .
  • the TSA eWLB package 130 is obtained by singulating the wafer 120 shown in FIG. 2E at the locations represented by the dashed lines 131 . After the singulation process has been performed, the TSA eWLB package 130 is mounted rear side down on the PCB 140 such that the solder balls 127 are in contact with electrical contacts 141 disposed on the upper surface of the PCB 140 .
  • the contact pads 124 disposed on the front faces 110 a , 111 a of the dies 110 , 111 , respectively, are electrically connected by the electrical traces 122 to the TMVs 123 , which are connected to electrical contacts 141 of the PCB 140 by the respective solder balls 127 .
  • Any contact pads (not shown) that are disposed on the rear faces 110 b , 111 b of the dies 110 , 111 , respectively, are electrically connected to electrical contacts 141 of the PCB 140 by the respective metal stamps 103 and the respective solder balls 127 .
  • the configuration of the TSA eWLB package 130 allows the front faces 110 a , 111 a and rear faces 110 b , 111 b of the IC dies 110 , 111 , respectively, to be easily accessed without the need for using bond wires or the like to make electrical connections within the mold 115 . Therefore, regardless of whether the contact pads of the dies 110 , 111 are on the front faces 110 a , 111 a or the rear faces 110 b , 111 b , wafer-level processes can be used during the process of fabricating the TSA eWLB dies to make the necessary connections between the contact pads and the solder balls.
  • the invention is particularly well suited for making TSA eWLB packages that include at least one optoelectronic die, such as, for example, an LED, a VCSEL or a photodiode, due to the fact that such dies often have at least one electrical contact pad on their rear faces.
  • the dies 110 and 111 may correspond to, respectively: a photodiode die and a transimpedance (TIA)-post amplifier die; a VCSEL die and a VCSEL driver die; an LED die and an LED driver die; a VCSEL die and a photodiode die; and first and second LED dies.
  • TIA transimpedance
  • the metal stamps 103 can be used as heat dissipation devices for dissipating heat from the respective dies down into heat dissipation devices (not shown) disposed on the PCB.
  • FIG. 4 illustrates a side plan view of a TSA eWLB assembly shown in FIG. 3 , except that a refractive, Fresnel or holographic optical element (e.g., a lens) 150 is formed in the dielectric layers of the redistribution layer 121 above die 110 .
  • the die 110 is either a light source, such as a VCSEL or an LED, or a light receiver, such as a photodiode.
  • the die 111 is either a driver die or a receiver IC die, depending on whether die 110 is a light source or a light receiver.
  • FIG. 5 illustrates a side plan view of the TSA eWLB assembly shown in FIG. 3 with a cap 160 secured to the upper surface 130 a of the TSA eWLB package 130 .
  • the cap 160 is made up of a plastic mold 161 having first and second tapered optical pathways 162 and 163 formed in it.
  • the plastic mold 161 may be made of the same material that is used to make the mold 115 of the TSA eWLB package 130 .
  • the tapered optical pathways 162 and 163 are coated with a reflective material, such as metal, for example.
  • die 110 is a light-emitting die such as a VCSEL or an LED and die 111 is a light-receiving die such as a photodiode.
  • Light emitted by die 110 is directed by tapered optical pathway 162 in the direction indicated by arrow 165 .
  • Tapered optical pathway 163 directs light in the direction indicated by arrow 166 onto die 111 .
  • the emitting and receiving far fields are controlled by choosing the tapering angles and lengths of the tapered optical pathways 162 and 163 .
  • Light rays emitted by the light-emitting die 110 are reflected by the inner walls of the tapered optical pathway 162 such that the far field angle of emission is reduced.
  • the far field angle of reception is reduced.
  • FIG. 6 a side plan view of a TSA eWLB assembly comprising a TSA eWLB package 170 mounted on a PCB 180 .
  • the TSA eWLB package 170 has first and second IC dies 190 and 210 and is made by the process described above with reference to FIGS. 1A-2E .
  • the TSA eWLB package 170 is then mounted on the PCB 180 in the same manner described above with reference to FIG. 3 .
  • the IC dies 190 and 210 may be any types of IC dies, but for illustrative purposes, it will be assumed that the IC dies 190 and 210 are a non-silicon die and a silicon die, respectively.
  • all electrical connections that are made to the front face 210 a of the silicon die 210 are made by thru-silicon vias (TSVs) 211 rather than by TMVs.
  • TSVs 211 are connected on first ends to respective solder balls 127 and on second ends to respective electrical traces 122 , which are connected to respective electrical contact pads 124 disposed on the front face 210 a of the die 210 .
  • Electrical connections to electrical contact pads (not shown) disposed on the rear face 210 b of the dies 190 and 210 are made through contact between the stamps 103 and the respective solder balls 127 .
  • the TSVs 211 may be formed during the process of fabricating the original IC die wafer 100 ( FIG. 1A ) or they may be formed at a later time, such as during the fabrication of the artificial wafer 120 ( FIGS. 2B-2E ).
  • a process known as reactive ion etching (RIE) will be used to form the TSVs 211 .
  • RIE reactive ion etching
  • the bores of the TSVs 211 are filled with a metal material through a galvanic growth process similar to the process that is used to grow the stamps 103 .
  • Creating the TSVs 211 is often an easier process than creating TMVs in the molds 115 ( FIG. 3 ).
  • FIGS. 7A-7E illustrate another illustrative embodiment of additional wafer-level process steps that are performed on the original IC die wafer to obtain IC dies that will subsequently be used (i.e., reconstituted) in TSA eWLB artificial wafers.
  • the process steps shown in FIGS. 7A-7E are performed.
  • RIE and galvanic growth processes are performed on the original IC die wafer 240 to form TSVs 241 at selected locations in the wafer 240 .
  • a thin layer of silicon oxide 242 is formed on an upper surface 240 a of the wafer 240 .
  • the silicon oxide layer 242 is then patterned by using, for example, standard photolithographic techniques to mask certain areas of the silicon oxide layer 242 while exposing the unmasked areas of layer 242 to UV radiation, and then chemically etching away the exposed areas of the layer 242 .
  • the locations where the layer 242 has been etched away correspond to areas where metal stamps and metal TSV contacts will subsequently be formed.
  • a layer of copper 243 is then evaporated onto the remaining portions of layer 242 and exposed portions of the upper surface 240 a of the wafer 240 .
  • a film layer 245 is formed on top of the copper layer 243 and then openings are formed in it by using lithographic techniques such as those described above with reference to FIG. 7C .
  • metal stamps 103 and metal TSV contacts 246 are galvanically grown on top of the copper layer 243 .
  • the remaining portions of the film layer 245 and the copper layer 243 are removed, leaving only the patterned silicon oxide layer 242 , the metal stamps 103 and the metal TSV contacts 246 on the upper surface 240 a of the wafer 240 .
  • the wafer 240 is then singulated at the locations indicated by dashed lines 248 .
  • FIG. 8 illustrates a side plan view of a TSA eWLB assembly comprising a stack of TSA eWLB packages 310 and 320 mounted on a PCB 330 .
  • the TSA eWLB package 310 is fabricated by the process steps described above with reference to FIGS. lA- 2 E, except that package 310 includes only die 110 (it does not include die 111 ).
  • the electrical contact pad 124 a disposed on the front face 110 a of the die 110 is electrically connected to a solder ball 127 a by electrical trace 122 a and TMV 123 a .
  • the electrical trace 122 a is part of the redistribution layer 121 of package 310 .
  • the die 110 may be an optical-to-electrical (O/E) or an electrical-to-optical (E/O) die such as, for example, a VCSEL die, an LED die or a photodiode die.
  • O/E optical-to-electrical
  • E/O electrical-to-optical
  • the TSA eWLB package 320 includes a silicon die 340 , which may be, for example, a receiver IC die, an LED driver die or a VCSEL die, depending on the type of die 110 that is used in package 110 .
  • the package 320 may be fabricated using the process described above with reference to FIGS. 7A-7E followed by the process described above with reference to FIGS. 2B-2E .
  • the package 320 has two TMVs 123 b and 123 c that are connected on first ends to respective solder balls 127 c and 127 d and on second ends to electrical trace 122 c , which is connected to the electrical contact pad 124 b disposed on the front face 340 a of die 344 .
  • Electrical trace 122 b which is connected to solder balls 127 a and 127 b , is connected to a contact pad 124 c disposed on the front face 340 a of die 340 .
  • the electrical traces 122 b and 122 c are part of the redistribution layer 121 of package 320 .
  • the rear face 340 b of the die 340 is electrically connected to solder ball 127 e by metal stamp 103 b .
  • a metal TSV contact 246 is also disposed on the rear face 340 b of die 340 and is connected to a solder ball 127 f and to a first end of a TSV 241 .
  • a second end of the TSV 241 is connected to an electrical trace 122 d , which is connected to an electrical contact pad 124 d disposed on the front face 340 a of die 340 .
  • the solder balls 127 c - 127 f are in contact with electrical contacts 330 b - 330 e , respectively, disposed on an upper surface 330 a of PCB 330 .
  • electrical signals can be communicated between: the PCB 330 and the package 320 ; the package 320 and the package 310 ; and the PCB 330 and the package 310 .
  • FIG. 9 illustrates a side plan view of a TSA eWLB assembly that is similar the the TSA eWLB assembly shown in FIG. 8 except that no TSVs are used in the assembly shown in FIG. 9 .
  • the TSA eWLB assembly shown in FIG. 9 comprises a stack of TSA eWLB packages 310 and 360 mounted on a PCB 370 .
  • the TSA eWLB package 310 shown in FIG. 9 is identical to the TSA eWLB package 310 shown in FIG. 8 .
  • the packages 310 and 360 are positioned relative to one another such that the solder balls 127 a and 127 b are in contact with the TMVs 123 c and 123 b , respectively.
  • the TSA eWLB package 360 includes a silicon die 380 , which may be, for example, a receiver IC die, an LED driver die or a VCSEL die, depending on the type of die 110 that is used in package 110 .
  • the package 360 may be fabricated using the same process steps that are used to fabricate package 110 since package 360 has no TSVs.
  • the package 360 has two TMVs 123 b and 123 c that are connected on first ends to respective solder balls 127 c and 127 d and on second ends to solder balls 127 b and 127 a , respectively.
  • the rear face 380 b of the die 380 is electrically connected to solder balls 127 e - 127 h by metal stamps 103 b - 103 e , respectively. All of the solder balls 127 c - 127 h are in contact with electrical wiring 371 disposed on the upper surface 370 a of the PCB 370 . Through all of these electrical connections between the PCB 370 and the packages 310 and 360 , electrical signals can be communicated between: the PCB 370 and the package 310 ; the package 310 and the package 360 ; and the PCB 370 and the package 360 .
  • the TSA eWLB package of the invention provides the advantage of allowing electrical contact pads disposed on the front and/or the rear faces of the IC dies to be easily accessed.
  • the invention allows wafer-level processes to be used to create the electrically-conductive pathways that are needed in the packages in order to electrically connect the electrical contact pads of the IC dies with the electrical contacts of the PCB. Consequently, the electrical connections can be made with greater precision, at reduced manufacturing costs and with higher manufacturing yield.

Abstract

A two-sided-access (TSA) eWLB is provided that makes it possible to easily access electrical contact pads disposed on both the front and rear faces of the die(s) of the eWLB package. When fabricating the IC die wafer, metal stamps are formed in the IC die wafer in contact with the rear faces of the IC dies. When the IC dies are subsequently reconstituted in an artificial wafer, portions of the metal stamps are exposed through the mold of the artificial wafer. When the artificial wafer is sawed to singulate the TSA eWLB packages and the packages are mounted on PCBs, any electrical contact pad that is disposed on the rear face of the IC die can be accessed via the respective metal stamp of the IC die.

Description

    CROSS-REFERENCE TO RELATED APPLICATIONS
  • This application is a continuation of U.S. patent application Ser. No. 13/647,474, filed Oct. 9, 2012, the entire disclosure of which is hereby incorporated herein by reference.
    • TECHNICAL FIELD OF THE INVENTION
  • The invention relates to extended wafer-level ball grid array (eWLB) packaging technologies, and more particularly, to a two-sided-access eWLB package a TSA eWLB assembly, and a method.
    • BACKGROUND OF THE INVENTION
  • Extended, or embedded, wafer-level ball grid array (eWLB) packages are used to extend the size of a WLB package beyond the area of the integrated circuit (IC) die in order to provide it with a higher ball count and greater fan out for making electrical interconnections between the pads of the IC die and external electrical circuitry. After the IC dies have been fabricated on a semiconductor wafer, they are singulated into individual dies. The individual dies are then reconstituted on an artificial wafer, which typically comprises a piece of tape on which the dies are positioned front face down and a polymer molding material that encapsulates the dies. It should be noted that the dies that are reconstituted on the artificial wafer may be the same types of dies that were singulated from the same wafer or they may be different types of dies that were singulated from different types of wafers.
  • After the polymer molding material has been cured to form a mold about the dies, the tape is removed to expose the front side of the wafer, which is the side of the artificial wafer that is co-planar with the front faces of the dies. Wafer-level processes are then used to deposit and pattern layers of dielectric material and metal on the front side of the artificial wafer to form conductive traces. First ends of the conductive traces are in contact with the pads of the dies. Second ends of the conductive traces fan out away from the respective dies. Solder balls are then deposited at particular locations on the front side of the artificial wafer in contact with the second ends of the conductive traces, thereby establishing electrical interconnections between the solder balls and the pads of the respective dies. The artificial wafer is then sawed to singulate the individual eWLB packages from one another. Each singulated eWLB package contains at least one die, but may contain more than one die. In cases where the eWLB package contains more than one die, the dies may of the same type or different types.
  • After the eWLB packages have been singulated, an eWLB package is typically mounted on a printed circuit board (PCBs) on which other IC packages and/or other electrical components are also mounted. The eWLB package is placed on the PCB such that the solder balls of the eWLB package are in contact with electrical contacts of the PCB. The side of the eWLB package on which the solder balls are disposed is typically referred to as the front side of the package, whereas the opposite side of the eWLB package is typically referred to as the rear side of the package. A solder reflow process is then performed to permanently bond the solder balls of the eWLB package to the respective electrical contacts of the PCB. In this way, the pads of the die(s) of the eWLB package are electrically interconnected with the electrical contacts of the PCB.
  • In eWLB packages, any electrical wiring that needs to be made inside of the mold is made from the front side of the eWLB package. In some cases, however, electrical contact pads of the die are located on the rear face of the die, or on both the front and rear faces of the die. For example, most optoelectronic dies such as light emitting diode (LED) dies, photodiode dies and vertical cavity surface emitting laser diode (VCSEL) dies have electrical contact pads on their front and rear faces. Forming the electrical wiring that is needed to make the electrical interconnections between the solder balls of the eWLB package and electrical contact pads located inside of the mold on the rear faces of the dies can be difficult due to the fact that these contact pads are inside of the mold.
  • A variety of solutions to this problem have been proposed, some of which are disclosed in U.S. Pat. No. 7,048,450, which is assigned to the assignee of the present application and which is incorporated herein by reference. Such solutions typically involve creating a thru-mold via (TMV) that extends from the front side of the eWLB package to the rear side of the package and then connecting the TMV to the contact pad(s) disposed on the rear face of the die with a bond wire or a metal bridge. While such solutions work satisfactorily, they are relatively difficult to implement. Also, the use of bond wires and the like is inconsistent with one of the benefits of eWLB technology, which is that it avoids the use of bond wires and uses wafer-level processes to form the interconnections between the solder balls and the contact pads of the die.
  • A need exists for an eWLB package and method that allow electrical connections to be more easily made to the rear faces of the dies.
    • SUMMARY OF THE INVENTION
  • The invention is directed to a TSA eWLB package, a TSA eWLB assembly, and a method. The TSA eWLB package comprises a mold having a front side and a rear side, a redistribution layer disposed on front side of the mold, at least a first IC die disposed inside of the mold such that a front face of the first IC die is in contact with a redistribution layer disposed on a front side of the mold, a first metal stamp disposed on a rear face of the first IC die such that a portion of the metal stamp is exposed through the rear side of the mold, and at least a first solder ball disposed on the exposed portion of the metal stamp.
  • The TSA eWLB assembly comprises a TSA sWLB package mounted rear-side down on an upper surface of a PCB such that at least a first solder ball of the TSA eWLB package is in contact with the one of a plurality of electrical contacts disposed on the upper surface of the PCB.
  • The method comprises providing a TSA eWLB package and mounting the TSA eWLB package rear-side down on an upper surface of a PCB such that at least a first solder ball of the TSA eWLB package is in contact with a respective one of a plurality of electrical contacts disposed on the upper surface of the PCB.
  • These and other features and advantages of the invention will become apparent from the following description, drawings and claims.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIGS. 1A-1E illustrate an exemplary embodiment of additional wafer-level process steps that are performed on the original IC die wafer that is used for fabricating IC dies that will subsequently be used (i.e., reconstituted) in artificial wafers of TSA eWLB packages.
  • FIGS. 2A-2E illustrate an exemplary embodiment of process steps that use IC dies created during the process steps shown in FIGS. 1A-1E to fabricate individual TSA eWLB packages.
  • FIG. 3 illustrates a side plan view of a TSA eWLB assembly comprising a TSA eWLB package formed by the process steps shown in FIGS. 2A-2E mounted on a PCB.
  • FIG. 4 illustrates a side plan view of a TSA eWLB assembly shown in FIG. 3, except that a refractive, Fresnel or holographic optical element (e.g., a lens) is formed in the dielectric layers of the redistribution layer above die.
  • FIG. 5 illustrates a side plan view of the TSA eWLB assembly shown in FIG. 3 with a cap secured to the upper surface of the TSA eWLB package.
  • FIG. 6 illustrates a side plan view of a TSA eWLB assembly in accordance with another illustrative embodiment comprising a TSA eWLB package mounted on a PCB.
  • FIGS. 7A-7E illustrate another illustrative embodiment of additional wafer-level process steps that are performed on the original IC die wafer to obtain IC dies that will subsequently be used (i.e., reconstituted) in TSA eWLB artificial wafers.
  • FIG. 8 illustrates a side plan view of a TSA eWLB assembly in accordance with another illustrative embodiment comprising a stack of TSA eWLB packages mounted on a PCB.
  • FIG. 9 illustrates a side plan view of a TSA eWLB assembly in accordance with another illustrative embodiment comprising a stack of TSA eWLB packages mounted on a PCB.
    •  DETAILED DESCRIPTION OF AN ILLUSTRATIVE EMBODIMENT
  • In accordance with the invention, a two-sided-access (TSA) eWLB is provided that makes it possible to easily access electrical contact pads disposed on both the front and rear faces of the die(s) of the eWLB package. When fabricating the IC die wafer, metal stamps are formed in the IC die wafer in contact with the rear faces of the IC dies. When the IC dies are subsequently reconstituted in an artificial wafer, portions of the metal stamps are exposed through the mold of the artificial wafer. When the artificial wafer is sawed to singulate the TSA eWLB packages and the packages are mounted on PCBs, any electrical contact pad that is disposed on the rear face of the IC die can be accessed via the respective metal stamp of the IC die. Illustrative or exemplary embodiments of the TSA eWLB package and method will now be described with reference to the figures, in which like reference numerals are used to reference like elements, features or components. It should be noted that elements, features or components in the figures are not necessarily drawn to scale.
  • FIGS. 1A-1E illustrate additional wafer-level process steps that are performed on the original IC die wafer that is used for fabricating IC dies that will subsequently be used (i.e., reconstituted) in artificial wafers of TSA eWLB packages. After the IC dies have been fabricated in the original IC die wafer, but before the wafer has been sawed to singulate the IC dies, the process steps shown in FIGS. 1A-1E are performed. With reference to FIG. 1A, a metallization process is performed to form a metal layer 101 on a rear side 100 a of an original IC die wafer 100. With reference to FIG. 1B, a coating layer (e.g., a layer of photoresist) 102 is formed on top of the metal layer 101. With reference to FIG. 1C, the coating layer 102 is then patterned by, for example, using standard photolithographic techniques to mask certain areas of the coating layer 102 while other areas of the coating layer are exposed to ultraviolet (UV) radiation and then chemically etching away the exposed regions of the coating layer 102. When the exposed areas of the coating layer 102 are etched away, areas of the metal layer 101 are exposed. Other techniques may be used to pattern the coating layer 102, such as, for example, dry etching techniques.
  • With reference to FIG. 1D, after the coating layer 102 has been patterned, metal stamps 103 are formed on top of the exposed areas of the metal layer 101. The metal stamps may 103 are typically formed through a galvanic growth process during which the stamps 103 are galvanically grown on top of the exposed areas of the metal layer 101. The metal stamps 103 may be copper stamps, for example, although other metals may instead be used for this purpose. With reference to FIG. 1E, the remaining portions of the coating layer 102 are then removed by, for example, exposing the patterned coating layer 102 to UV radiation and then chemically etching it away. This leaves the free-standing metal stamps 103 on top of the metal layer 101. The wafer 100 having the metal layer 101 and the metal stamps 103 thereon is then singulated to produce individual IC dies 110, each of which has a respective metal stamp 103 on its rear face.
  • After the individual IC dies 110 have been singulated, the process of fabricating the TSA eWLB package is performed, as will now be described with reference to FIGS. 2A-2D. With reference to FIG. 2A, two different types of IC dies 110 and 111 are placed on a wafer-shaped piece of tape 112 with their front faces 110 a and 111 a, respectively, in contact with the upper surface 112 a of the piece of tape 112 that contains a layer of adhesive material (not shown). Both types of the IC dies 110 and 111 have the metal stamps 103 disposed on their rear faces 110 b and 111 b, respectively. The IC dies 110 having the stamps 103 on them were made by the process described above with reference to FIGS. 1A-1E. The IC dies 111 with the stamps 103 on them, while of a different type than the IC dies 110, were also made by the process described above with reference to FIGS. 1A-1E.
  • With reference to FIG. 2B, a polymer mold material 114 is then deposited over the IC dies 110, 111 such that the IC dies 110, 111, their respective stamps 103, and the upper surface 112 a of the tape 112 are encapsulated in the polymer mold material 114. The polymer mold material 114 is then cured to form a hardened mold 115 having a front side 115 a and a rear side 115 b. The piece of tape 112, the mold 115, the dies 110, 111, and their respective stamps 103 together comprise the artificial wafer 120. As can be seen in FIG. 2B, because the IC dies 110 and 111 are of different types, the distances between their front faces 110 a and 111 a, respectively, and the upper surfaces 103 a of the stamps 103 typically will not necessarily be equal.
  • With reference to FIG. 2C, a grinding process is performed on the rear side 115 b of the mold 115 to reduce the thickness of the mold 115 to the point that all of the metal stamps 103 are exposed through the rear side 115 b of the mold 115. Thus, the rear faces 110 b and 111 b of the dies 110 and 111, respectively, are now accessible via the respective metal stamps 103 through openings formed in the rear side 115 a of the mold 115.
  • As shown in FIG. 2D, the piece of tape 112 is then removed to expose the front faces 110 a and 111 a of the IC dies 110 and 111, respectively, thereby making the front faces 110 a and 111 a of the dies 110 and 111, respectively, accessible through openings formed in the front side 115 a of the mold 115.
  • After the wafer-level processing steps shown in FIGS. 2A-2D have been performed, additional wafer-level processing steps are performed to make electrical connections to electrical contact pads (not shown) disposed on the front faces 110 a, 111 a and rear faces 110 b, 111 b of the dies 110, 111, respectively, as will now be described with reference to FIG. 2E.
  • With reference to FIG. 2E, a redistribution layer 121 is built up on the front side 120 a of the artificial wafer 120. The redistribution layer 121 comprises layers of metal and layers of dielectric material that are patterned to form predetermined patterns of electrical traces 122. TMVs 123 are formed in the wafer 120 that extend through the mold 115 from the front side 115 a to the rear side 115 b of the mold 115. The TMVs 123 are formed by drilling holes in the mold 115 and then filling the holes with an electrically-conductive material. Some of the electrically conductive traces 122 have first ends that are connected to one of the TMVs 123 and second ends that are connected to electrical contact pads 124 disposed on the front faces 110 a, 111 a of the dies 110, 111, respectively.
  • On the rear side 120 b of the wafer 120, solder balls 127 are deposited on the TMVs 123 and on the metal stamps 103. Although the solder balls 127 are shown as being spherical in shape, the solder balls 127 are not necessarily spherical in shape and may have any shape. The term “solder ball,” as that term is used herein, is intended to denote a small amount of solder having any shape that allows it to provide the necessary electrical connection. Once all of the processing steps shown in FIGS. 2A-2E have been performed, the wafer 120 is singulated at the locations represented by the dashed lines 131.
  • FIG. 3 illustrates a side plan view of a TSA eWLB assembly comprising a TSA eWLB package 130 mounted on a PCB 140. The TSA eWLB package 130 is obtained by singulating the wafer 120 shown in FIG. 2E at the locations represented by the dashed lines 131. After the singulation process has been performed, the TSA eWLB package 130 is mounted rear side down on the PCB 140 such that the solder balls 127 are in contact with electrical contacts 141 disposed on the upper surface of the PCB 140. The contact pads 124 disposed on the front faces 110 a, 111 a of the dies 110, 111, respectively, are electrically connected by the electrical traces 122 to the TMVs 123, which are connected to electrical contacts 141 of the PCB 140 by the respective solder balls 127. Any contact pads (not shown) that are disposed on the rear faces 110 b, 111 b of the dies 110, 111, respectively, are electrically connected to electrical contacts 141 of the PCB 140 by the respective metal stamps 103 and the respective solder balls 127.
  • It can be seen from FIG. 3 that the configuration of the TSA eWLB package 130 allows the front faces 110 a, 111 a and rear faces 110 b, 111 b of the IC dies 110, 111, respectively, to be easily accessed without the need for using bond wires or the like to make electrical connections within the mold 115. Therefore, regardless of whether the contact pads of the dies 110, 111 are on the front faces 110 a, 111 a or the rear faces 110 b, 111 b, wafer-level processes can be used during the process of fabricating the TSA eWLB dies to make the necessary connections between the contact pads and the solder balls.
  • The invention is particularly well suited for making TSA eWLB packages that include at least one optoelectronic die, such as, for example, an LED, a VCSEL or a photodiode, due to the fact that such dies often have at least one electrical contact pad on their rear faces. For example, the dies 110 and 111 may correspond to, respectively: a photodiode die and a transimpedance (TIA)-post amplifier die; a VCSEL die and a VCSEL driver die; an LED die and an LED driver die; a VCSEL die and a photodiode die; and first and second LED dies. It should also be noted that in cases where the metal stamps 103 are not used for making electrical contact with contact pads of the dies, they can be used as heat dissipation devices for dissipating heat from the respective dies down into heat dissipation devices (not shown) disposed on the PCB.
  • FIG. 4 illustrates a side plan view of a TSA eWLB assembly shown in FIG. 3, except that a refractive, Fresnel or holographic optical element (e.g., a lens) 150 is formed in the dielectric layers of the redistribution layer 121 above die 110. In accordance with this illustrative embodiment, the die 110 is either a light source, such as a VCSEL or an LED, or a light receiver, such as a photodiode. The die 111 is either a driver die or a receiver IC die, depending on whether die 110 is a light source or a light receiver.
  • FIG. 5 illustrates a side plan view of the TSA eWLB assembly shown in FIG. 3 with a cap 160 secured to the upper surface 130 a of the TSA eWLB package 130. The cap 160 is made up of a plastic mold 161 having first and second tapered optical pathways 162 and 163 formed in it. The plastic mold 161 may be made of the same material that is used to make the mold 115 of the TSA eWLB package 130. The tapered optical pathways 162 and 163 are coated with a reflective material, such as metal, for example. In accordance with this example, die 110 is a light-emitting die such as a VCSEL or an LED and die 111 is a light-receiving die such as a photodiode. Light emitted by die 110 is directed by tapered optical pathway 162 in the direction indicated by arrow 165. Tapered optical pathway 163 directs light in the direction indicated by arrow 166 onto die 111. The emitting and receiving far fields are controlled by choosing the tapering angles and lengths of the tapered optical pathways 162 and 163. Light rays emitted by the light-emitting die 110 are reflected by the inner walls of the tapered optical pathway 162 such that the far field angle of emission is reduced. On the receiving side, only light rays that fall into the opening of the tapered optical pathway 163 will be incident on the light receiving die 111. Therefore, the far field angle of reception is reduced.
  • FIG. 6 a side plan view of a TSA eWLB assembly comprising a TSA eWLB package 170 mounted on a PCB 180. The TSA eWLB package 170 has first and second IC dies 190 and 210 and is made by the process described above with reference to FIGS. 1A-2E. The TSA eWLB package 170 is then mounted on the PCB 180 in the same manner described above with reference to FIG. 3. The IC dies 190 and 210 may be any types of IC dies, but for illustrative purposes, it will be assumed that the IC dies 190 and 210 are a non-silicon die and a silicon die, respectively.
  • In accordance with this illustrative embodiment, all electrical connections that are made to the front face 210 a of the silicon die 210 are made by thru-silicon vias (TSVs) 211 rather than by TMVs. The TSVs 211 are connected on first ends to respective solder balls 127 and on second ends to respective electrical traces 122, which are connected to respective electrical contact pads 124 disposed on the front face 210 a of the die 210. Electrical connections to electrical contact pads (not shown) disposed on the rear face 210 b of the dies 190 and 210 are made through contact between the stamps 103 and the respective solder balls 127.
  • The TSVs 211 may be formed during the process of fabricating the original IC die wafer 100 (FIG. 1A) or they may be formed at a later time, such as during the fabrication of the artificial wafer 120 (FIGS. 2B-2E). Typically, a process known as reactive ion etching (RIE) will be used to form the TSVs 211. Because RIE is a process that is typically performed at the wafer level with very high precision, the locations and sizes of the TSVs 211 can be carefully controlled. Typically, the bores of the TSVs 211 are filled with a metal material through a galvanic growth process similar to the process that is used to grow the stamps 103. Creating the TSVs 211 is often an easier process than creating TMVs in the molds 115 (FIG. 3).
  • FIGS. 7A-7E illustrate another illustrative embodiment of additional wafer-level process steps that are performed on the original IC die wafer to obtain IC dies that will subsequently be used (i.e., reconstituted) in TSA eWLB artificial wafers. In other words, after the IC dies have been fabricated in the original IC die wafer, but before the wafer has been sawed to singulate the IC dies, the process steps shown in FIGS. 7A-7E are performed.
  • With reference to FIG. 7A, RIE and galvanic growth processes are performed on the original IC die wafer 240 to form TSVs 241 at selected locations in the wafer 240. With reference to FIG. 7B, a thin layer of silicon oxide 242 is formed on an upper surface 240 a of the wafer 240. With reference to FIG. 7C, the silicon oxide layer 242 is then patterned by using, for example, standard photolithographic techniques to mask certain areas of the silicon oxide layer 242 while exposing the unmasked areas of layer 242 to UV radiation, and then chemically etching away the exposed areas of the layer 242. The locations where the layer 242 has been etched away correspond to areas where metal stamps and metal TSV contacts will subsequently be formed. A layer of copper 243 is then evaporated onto the remaining portions of layer 242 and exposed portions of the upper surface 240 a of the wafer 240.
  • With reference to FIG. 7D, a film layer 245 is formed on top of the copper layer 243 and then openings are formed in it by using lithographic techniques such as those described above with reference to FIG. 7C. At the locations where openings have been formed in the film layer 245, metal stamps 103 and metal TSV contacts 246 are galvanically grown on top of the copper layer 243.
  • With reference to FIG. 7E, the remaining portions of the film layer 245 and the copper layer 243 are removed, leaving only the patterned silicon oxide layer 242, the metal stamps 103 and the metal TSV contacts 246 on the upper surface 240 a of the wafer 240. The wafer 240 is then singulated at the locations indicated by dashed lines 248.
  • FIG. 8 illustrates a side plan view of a TSA eWLB assembly comprising a stack of TSA eWLB packages 310 and 320 mounted on a PCB 330. The TSA eWLB package 310 is fabricated by the process steps described above with reference to FIGS. lA-2E, except that package 310 includes only die 110 (it does not include die 111). The electrical contact pad 124 a disposed on the front face 110 a of the die 110 is electrically connected to a solder ball 127 a by electrical trace 122 a and TMV 123 a. The electrical trace 122 a is part of the redistribution layer 121 of package 310. Any electrical contact pad (not shown) disposed on the rear face 110 b of the die 110 is electrically connected to a solder ball 127 b by the metal stamp 103 a. The solder balls 127 a and 127 b are electrically connected to an electrical trace 122 b of package 320. The die 110 may be an optical-to-electrical (O/E) or an electrical-to-optical (E/O) die such as, for example, a VCSEL die, an LED die or a photodiode die.
  • The TSA eWLB package 320 includes a silicon die 340, which may be, for example, a receiver IC die, an LED driver die or a VCSEL die, depending on the type of die 110 that is used in package 110. The package 320 may be fabricated using the process described above with reference to FIGS. 7A-7E followed by the process described above with reference to FIGS. 2B-2E. The package 320 has two TMVs 123 b and 123 c that are connected on first ends to respective solder balls 127 c and 127 d and on second ends to electrical trace 122 c, which is connected to the electrical contact pad 124 b disposed on the front face 340 a of die 344. Electrical trace 122 b, which is connected to solder balls 127 a and 127 b, is connected to a contact pad 124 c disposed on the front face 340 a of die 340. The electrical traces 122 b and 122 c are part of the redistribution layer 121 of package 320.
  • The rear face 340 b of the die 340 is electrically connected to solder ball 127 e by metal stamp 103 b. A metal TSV contact 246 is also disposed on the rear face 340 b of die 340 and is connected to a solder ball 127 f and to a first end of a TSV 241. A second end of the TSV 241 is connected to an electrical trace 122 d, which is connected to an electrical contact pad 124 d disposed on the front face 340 a of die 340. The solder balls 127 c-127 f are in contact with electrical contacts 330 b-330 e, respectively, disposed on an upper surface 330 a of PCB 330.
  • Through all of these electrical connections between the PCB 330 and package 320 and between package 320 and package 310, electrical signals can be communicated between: the PCB 330 and the package 320; the package 320 and the package 310; and the PCB 330 and the package 310.
  • FIG. 9 illustrates a side plan view of a TSA eWLB assembly that is similar the the TSA eWLB assembly shown in FIG. 8 except that no TSVs are used in the assembly shown in FIG. 9. The TSA eWLB assembly shown in FIG. 9 comprises a stack of TSA eWLB packages 310 and 360 mounted on a PCB 370. The TSA eWLB package 310 shown in FIG. 9 is identical to the TSA eWLB package 310 shown in FIG. 8. In the assembly shown in FIG. 9, the packages 310 and 360 are positioned relative to one another such that the solder balls 127 a and 127 b are in contact with the TMVs 123 c and 123 b, respectively.
  • The TSA eWLB package 360 includes a silicon die 380, which may be, for example, a receiver IC die, an LED driver die or a VCSEL die, depending on the type of die 110 that is used in package 110. The package 360 may be fabricated using the same process steps that are used to fabricate package 110 since package 360 has no TSVs. The package 360 has two TMVs 123 b and 123 c that are connected on first ends to respective solder balls 127 c and 127 d and on second ends to solder balls 127 b and 127 a, respectively.
  • The rear face 380 b of the die 380 is electrically connected to solder balls 127 e-127 h by metal stamps 103 b-103 e, respectively. All of the solder balls 127 c-127 h are in contact with electrical wiring 371 disposed on the upper surface 370 a of the PCB 370. Through all of these electrical connections between the PCB 370 and the packages 310 and 360, electrical signals can be communicated between: the PCB 370 and the package 310; the package 310 and the package 360; and the PCB 370 and the package 360.
  • It can be seen from the description of the illustrative embodiments provided above that the TSA eWLB package of the invention provides the advantage of allowing electrical contact pads disposed on the front and/or the rear faces of the IC dies to be easily accessed. In particular, the invention allows wafer-level processes to be used to create the electrically-conductive pathways that are needed in the packages in order to electrically connect the electrical contact pads of the IC dies with the electrical contacts of the PCB. Consequently, the electrical connections can be made with greater precision, at reduced manufacturing costs and with higher manufacturing yield.
  • It should be noted that the invention has been described with reference to a few illustrative embodiments for the purpose of demonstrating the principles and concepts of the invention. It will be understood by persons of skill in the art, in view of the description provided herein, that the invention is not limited to these illustrative embodiments. For example, the invention has been described with respect to examples of particular configurations of TSA eWLB packages made using methods of the invention, but the invention is not limited with respect to the particular configurations of the TSA eWLB packages. The invention also is not limited to the particular sequences of process steps described above with reference to the figures. Persons of skill in the art will understand that many variations can be made to the illustrative embodiments without deviating from the scope of the invention.

Claims (19)

What is claimed is:
1. A chip package comprising:
a mold having a front side and a rear side;
a first set of electrical traces disposed on the front side of the mold;
a first integrated circuit (IC) die disposed inside of the mold such that a front face of the first IC die is in contact with the first set of electrical traces, the front face of the IC die having a first electrical contact pad disposed thereon that is in contact with the first set of electrical traces;
a rear-side metallization exposed on a rear face of the first IC die, wherein a portion of the rear-side metallization is exposed through the rear side of the mold; and
a first solder ball disposed on the exposed portion of the rear-side metallization.
2. The chip package of claim 1, further comprising:
a second IC die disposed inside of the mold such that a front face of the second IC die is in contact with the first set of electrical traces;
a second rear-side metallization disposed on a rear face of the second IC die, wherein a portion of the second rear-side metallization is exposed through the rear side of the mold;
and a second solder ball disposed on the exposed portion of the second rear-side metallization.
3. The chip package of claim 2, wherein the first and second IC dies are of different types.
4. The chip package of claim 2, wherein the second IC die has electrical contact pads disposed on the front faces thereof, and wherein the electrical contact pads disposed on the front faces of the first and second IC dies are electrically interconnected with one another by the first set of electrical traces.
5. The chip package of claim 2, further comprising:
a first via formed in the mold that extends from the rear side of the mold to the front side of the mold and that is filled with an electrically-conductive material, wherein a first end of the first via is located on the rear side of the mold and a second end of the first via is located on the front side of the mold;
and at least a third solder ball disposed on the first end of the first via.
6. The chip package of claim 5, wherein the third solder ball is electrically connected to a second electrical contact pad disposed on the front face of the first IC die by a second set of electrical traces.
7. The chip package of claim 2, wherein the second IC die is a silicon die, and wherein the chip package further comprises:
a first thru-silicon via (TSV) formed in the second IC die, the first TSV comprising a hole that extends from the rear face of the second IC die to the front face of the second IC die and that is filled with an electrically-conductive material, wherein a first end of the first TSV is located on the rear face of the second IC die and a second end of the first TSV is located on the front face of the second IC die;
a first TSV electrical contact disposed on the rear face of the second IC die in contact with the first end of the first TSV; and
at least a third solder ball disposed on the first TSV electrical contact.
8. The chip package of claim 7, wherein the second end of the first TSV is electrically connected to a second electrical contact pad disposed on the front face of the second IC die by an electrical trace in the first set of electrical traces.
9. The chip package of claim 1, further comprising:
an optical element located adjacent the front face of the first IC die.
10. The chip package of claim 9, wherein the optical element is at least one of a refractive lens, a Fresnel lens, and a holographic element.
11. A two-sided-access extended, or embedded, wafer-level ball grid array (TSA eWLB) assembly comprising:
a TSA eWLB package comprising:
a mold having a front side and a rear side, a redistribution layer disposed on front side of the mold, the redistribution layer including layers of metal patterned to form electrical traces, at least a first integrated circuit (IC) die disposed inside of the mold such that a front face of the first IC die is in contact with the redistribution layer, the front face of the first IC having at least a first electrical contact pad disposed thereon that is in contact with the redistribution layer, a metal pattern disposed on a rear face of the first IC die and exposed through the rear side of the mold, the rear face of the first IC die having at least a first electrical contact pad disposed thereon that is in contact with the metal pattern, and a first solder ball disposed on the exposed portion of the metal pattern; and
a printed circuit board (PCB) having an upper surface and a lower surface, the upper surface having electrical contacts disposed thereon, the TSA eWLB package being mounted on the upper surface of the PCB such that said at least a first solder ball of the TSA eWLB package is in contact with the one of the electrical contacts disposed on the upper surface of the PCB.
12. The TSA eWLB assembly of claim 11, wherein the TSA eWLB package further comprises:
a second IC die disposed inside of the mold such that a front face of the second IC die is in contact with the redistribution layer;
a second metal pattern disposed on a rear face of the second IC die, wherein a portion of the second metal pattern is exposed through the rear side of the mold; and
a second solder ball disposed on the exposed portion of the second metal pattern, and wherein the second solder ball is in contact with one of the electrical contacts disposed on the upper surface of the PCB.
13. The TSA eWLB assembly of claim 12, wherein the first and second IC dies are of different types.
14. The TSA eWLB assembly of claim 12, wherein the second IC die has at least a first electrical contact pad disposed on the front face thereof, and wherein the first electrical contact pads disposed on the front faces of the first and second IC dies are electrically interconnected with one another by a first electrical trace of the redistribution layer.
15. The TSA eWLB assembly of claim 12, wherein the TSA eWLB package further comprises:
a first thru-mold via (TMV) formed in the mold, the first TMV comprising a hole that extends from the rear side of the mold to the front side of the mold and that is filled with an electrically-conductive material, wherein a first end of the first TMV is located on the rear side of the mold and a second end of the first TMV is located on the front side of the mold; and
a third solder ball disposed on the first end of the first TMV, the third solder ball being in contact with one of the electrical contacts disposed on the upper surface of the PCB.
16. The TSA eWLB assembly of claim 15, wherein the third solder ball is electrically connected to a second electrical contact pad disposed on the front face of the first IC die by a second electrical trace of the redistribution layer.
17. The TSA eWLB assembly of claim 12, wherein the second IC die is a silicon die, and wherein the TSA eWLB package further comprises:
at least a first thru-silicon via (TSV) formed in the second IC die, the first TSV comprising a hole that extends from the rear face of the second IC die to the front face of the second IC die and that is filled with an electrically-conductive material, wherein a first end of the first TSV is located on the rear face of the second IC die and a second end of the first TSV is located on the front face of the second IC die;
a first TSV electrical contact disposed on the rear face of the second IC die in contact with the first end of the first TSV; and
a third solder ball disposed on the first TSV electrical contact, the third solder ball being in contact with one of the electrical contacts disposed on the upper surface of the PCB.
18. The TSA eWLB assembly of claim 17, wherein the second end of the first TSV is electrically connected to a second electrical contact pad disposed on the front face of the second IC die by a second electrical trace of the redistribution layer.
19. The TSA eWLB assembly of claim 12, wherein the first IC die is an electrical-to-optical converter and the second IC die is an optical-to-electrical converter, and wherein the assembly further comprises:
a cap secured to the front side of the mold, the cap having first and second optical pathways formed therein, the first and second optical pathways being located above the first and second IC dies, respectively, the first optical pathway directing light emitted by the first IC die in a direction that is away from the first IC die and generally normal to the front face of the first IC die, the second optical pathway directing light that falls onto the assembly and onto the second optical pathway in a direction that is toward the second IC die and generally normal to the front face of the second IC die.
US14/832,791 2012-10-09 2015-08-21 TWO-SIDED-ACCESS EXTENDED WAFER-LEVEL BALL GRID ARRAY (eWLB) PACKAGE, ASSEMBLY AND METHOD Abandoned US20150364453A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US14/832,791 US20150364453A1 (en) 2012-10-09 2015-08-21 TWO-SIDED-ACCESS EXTENDED WAFER-LEVEL BALL GRID ARRAY (eWLB) PACKAGE, ASSEMBLY AND METHOD

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US13/647,474 US9177884B2 (en) 2012-10-09 2012-10-09 Two-sided-access extended wafer-level ball grid array (eWLB) package, assembly and method
US14/832,791 US20150364453A1 (en) 2012-10-09 2015-08-21 TWO-SIDED-ACCESS EXTENDED WAFER-LEVEL BALL GRID ARRAY (eWLB) PACKAGE, ASSEMBLY AND METHOD

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US13/647,474 Continuation US9177884B2 (en) 2012-10-09 2012-10-09 Two-sided-access extended wafer-level ball grid array (eWLB) package, assembly and method

Publications (1)

Publication Number Publication Date
US20150364453A1 true US20150364453A1 (en) 2015-12-17

Family

ID=50337195

Family Applications (2)

Application Number Title Priority Date Filing Date
US13/647,474 Active US9177884B2 (en) 2012-10-09 2012-10-09 Two-sided-access extended wafer-level ball grid array (eWLB) package, assembly and method
US14/832,791 Abandoned US20150364453A1 (en) 2012-10-09 2015-08-21 TWO-SIDED-ACCESS EXTENDED WAFER-LEVEL BALL GRID ARRAY (eWLB) PACKAGE, ASSEMBLY AND METHOD

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US13/647,474 Active US9177884B2 (en) 2012-10-09 2012-10-09 Two-sided-access extended wafer-level ball grid array (eWLB) package, assembly and method

Country Status (2)

Country Link
US (2) US9177884B2 (en)
DE (1) DE102013220360A1 (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2017172226A1 (en) * 2016-04-02 2017-10-05 Intel IP Corporation Integrated circuit packages including an optical redistribution layer
US10541263B2 (en) 2016-11-14 2020-01-21 Samsung Electronics Co., Ltd. Image sensor package having multi-level stack structure
WO2020037677A1 (en) * 2018-08-24 2020-02-27 深圳市汇顶科技股份有限公司 Packaging method and structure for light emitting device, and electronic device
US11515225B2 (en) 2020-09-10 2022-11-29 Rockwell Collins, Inc. Reconstituted wafer including mold material with recessed conductive feature
US11605570B2 (en) 2020-09-10 2023-03-14 Rockwell Collins, Inc. Reconstituted wafer including integrated circuit die mechanically interlocked with mold material

Families Citing this family (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102013202902B4 (en) * 2013-02-22 2021-06-17 OSRAM Opto Semiconductors Gesellschaft mit beschränkter Haftung Method for producing an optoelectronic component
DE102013202906A1 (en) * 2013-02-22 2014-08-28 Osram Opto Semiconductors Gmbh Method for producing an optoelectronic component
US8828807B1 (en) 2013-07-17 2014-09-09 Infineon Technologies Ag Method of packaging integrated circuits and a molded substrate with non-functional placeholders embedded in a molding compound
US9099454B2 (en) 2013-08-12 2015-08-04 Infineon Technologies Ag Molded semiconductor package with backside die metallization
JP6260806B2 (en) * 2013-09-27 2018-01-17 インテル・コーポレーション Double-sided die package
US9275878B2 (en) 2013-10-01 2016-03-01 Infineon Technologies Ag Metal redistribution layer for molded substrates
DE102015111424B9 (en) 2014-07-14 2023-10-19 Avago Technologies International Sales Pte. Limited Methods for implementing wafer-level embedded structure and interconnection technologies (eWLP) and eWLP devices, devices and assemblies manufactured using the methods
DE102014113844B4 (en) 2014-09-24 2021-08-05 OSRAM Opto Semiconductors Gesellschaft mit beschränkter Haftung Method for producing an optoelectronic component and optoelectronic component
DE102014116079A1 (en) * 2014-11-04 2016-05-04 Osram Opto Semiconductors Gmbh Optoelectronic component and method for its production
DE102015104185A1 (en) * 2015-03-20 2016-09-22 Osram Opto Semiconductors Gmbh Optoelectronic component and method for its production
CN107431049A (en) * 2015-03-24 2017-12-01 英特尔公司 The manufacture method of optical module including electronic packing piece
JP6592948B2 (en) * 2015-04-21 2019-10-23 富士通株式会社 Manufacturing method of semiconductor device
US9679801B2 (en) * 2015-06-03 2017-06-13 Apple Inc. Dual molded stack TSV package
WO2017016826A1 (en) * 2015-07-27 2017-02-02 Walter Ag TOOL WITH TiAIN COATING
US10170658B2 (en) 2015-11-13 2019-01-01 Advanced Semiconductor Engineering, Inc. Semiconductor package structures and method of manufacturing the same
US9900102B2 (en) * 2015-12-01 2018-02-20 Intel Corporation Integrated circuit with chip-on-chip and chip-on-substrate configuration
CN110323211A (en) * 2018-03-28 2019-10-11 华立捷科技股份有限公司 Luminous chip package structure and packaging method
US11276676B2 (en) * 2018-05-15 2022-03-15 Invensas Bonding Technologies, Inc. Stacked devices and methods of fabrication
DE102018122166A1 (en) * 2018-09-11 2020-03-12 Osram Opto Semiconductors Gmbh OPTOELECTRONIC SEMICONDUCTOR DEVICE WITH A SUPPORT ELEMENT AND AN ELECTRICAL CONTACT ELEMENT, OPTOELECTRONIC COMPONENT AND METHOD FOR PRODUCING THE OPTOELECTRONIC SEMICONDUCTOR DEVICE
DE102019104325A1 (en) * 2019-02-20 2020-08-20 OSRAM Opto Semiconductors Gesellschaft mit beschränkter Haftung Optoelectronic semiconductor component and manufacturing method for optoelectronic semiconductor components
CN113748506A (en) * 2019-04-29 2021-12-03 3M创新有限公司 Method for registering a circuit die with an electrical interconnect
US11296053B2 (en) 2019-06-26 2022-04-05 Invensas Bonding Technologies, Inc. Direct bonded stack structures for increased reliability and improved yield in microelectronics
SG10201908828WA (en) 2019-09-23 2021-04-29 Apple Inc Embedded Packaging Concepts for Integration of ASICs and Optical Components
GB2594998A (en) 2020-05-15 2021-11-17 Ams Sensors Asia Pte Ltd Wafer level chip scale packaging
US20230213715A1 (en) * 2022-01-03 2023-07-06 Apple Inc. Technologies for Increased Volumetric and Functional Efficiencies of Optical Packages
US20230230949A1 (en) * 2022-01-20 2023-07-20 Stmicroelectronics Pte Ltd Semiconductor package with exposed electrical contacts

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7048450B2 (en) * 2003-07-14 2006-05-23 Infineon Technologies, Ag Optoelectronic module with transmitter chip and connecting piece for the module with respect to an optical fiber and with respect to a circuit board, and methods for producing the same
US20110024916A1 (en) * 2008-12-01 2011-02-03 Stats Chippac, Ltd. Semiconductor Device and Method of Forming an Interposer Package with Through Silicon Vias
US20110079912A1 (en) * 2009-10-05 2011-04-07 Interconnect Portfolio Llc Connection for Off-Chip Electrostatic Discharge Protection
US20120038044A1 (en) * 2010-08-12 2012-02-16 Siliconware Precision Industries Co., Ltd. Chip scale package and fabrication method thereof

Family Cites Families (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4713841A (en) 1985-06-03 1987-12-15 Itt Electro Optical Products, A Division Of Itt Corporation Synchronous, asynchronous, data rate transparent fiber optic communications link
US4711997A (en) * 1986-11-14 1987-12-08 American Telephone And Telegraph Company, At&T Bell Laboratories Optical interconnection of devices on chips
US5532512A (en) * 1994-10-03 1996-07-02 General Electric Company Direct stacked and flip chip power semiconductor device structures
WO2000002247A1 (en) 1998-07-06 2000-01-13 Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. Method and device for producing an interconnection between a carrier element and at least one component contained therein
GB2378316A (en) 2001-07-30 2003-02-05 Suisse Electronique Microtech Passive alignment microstructures for electroptical devices
JP4055405B2 (en) 2001-12-03 2008-03-05 ソニー株式会社 Electronic component and manufacturing method thereof
TW503496B (en) * 2001-12-31 2002-09-21 Megic Corp Chip packaging structure and manufacturing process of the same
US7170049B2 (en) 2003-12-30 2007-01-30 Dxray, Inc. Pixelated cadmium zinc telluride based photon counting mode detector
US7419839B2 (en) 2004-11-12 2008-09-02 Philips Lumileds Lighting Company, Llc Bonding an optical element to a light emitting device
KR101054174B1 (en) 2005-07-25 2011-08-03 후지쯔 가부시끼가이샤 Semiconductor Chip Modules & Modules
US7483731B2 (en) 2005-09-30 2009-01-27 Nellcor Puritan Bennett Llc Medical sensor and technique for using the same
US20080122122A1 (en) 2006-11-08 2008-05-29 Weng Fei Wong Semiconductor package with encapsulant delamination-reducing structure and method of making the package
US7863088B2 (en) 2007-05-16 2011-01-04 Infineon Technologies Ag Semiconductor device including covering a semiconductor with a molding compound and forming a through hole in the molding compound
US8064739B2 (en) 2007-10-23 2011-11-22 Hewlett-Packard Development Company, L.P. Three-dimensional die stacks with inter-device and intra-device optical interconnect
US7894199B1 (en) * 2008-02-20 2011-02-22 Altera Corporation Hybrid package
US7486847B1 (en) 2008-03-31 2009-02-03 International Business Machines Corporation Chip carrier package with optical vias
TW201011349A (en) * 2008-09-10 2010-03-16 E Pin Optical Industry Co Ltd Plano-Fresnel LED lens for angular distribution patterns and LED assembly thereof
US20100316184A1 (en) 2008-10-17 2010-12-16 Jan Iwanczyk Silicon photomultiplier detector for computed tomography
US8169058B2 (en) * 2009-08-21 2012-05-01 Stats Chippac, Ltd. Semiconductor device and method of stacking die on leadframe electrically connected by conductive pillars
US20130237774A1 (en) 2010-07-07 2013-09-12 Therasyn Sensors, Inc. Device and Method for Continuous Chemical Sensing
TWM399313U (en) * 2010-07-30 2011-03-01 Sigurd Microelectronics Corp Proximity sensor package structure
US9551844B2 (en) 2011-01-11 2017-01-24 Hewlett Packard Enterprise Development Lp Passive optical alignment
SG183648A1 (en) 2011-02-28 2012-09-27 Agency Science Tech & Res A wafer level package and a method of forming the same
US8298944B1 (en) * 2011-06-01 2012-10-30 Texas Instruments Incorporated Warpage control for die with protruding TSV tips during thermo-compressive bonding
US8642385B2 (en) 2011-08-09 2014-02-04 Alpha & Omega Semiconductor, Inc. Wafer level package structure and the fabrication method thereof
US9385009B2 (en) * 2011-09-23 2016-07-05 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming stacked vias within interconnect structure for Fo-WLCSP
US8742370B2 (en) 2012-03-21 2014-06-03 Bah Holdings Llc Gas sensor
US8890269B2 (en) 2012-05-31 2014-11-18 Stmicroelectronics Pte Ltd. Optical sensor package with through vias
US8642397B1 (en) 2012-09-09 2014-02-04 Alpha & Omega Semiconductor, Inc. Semiconductor wafer level package (WLP) and method of manufacture thereof

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7048450B2 (en) * 2003-07-14 2006-05-23 Infineon Technologies, Ag Optoelectronic module with transmitter chip and connecting piece for the module with respect to an optical fiber and with respect to a circuit board, and methods for producing the same
US20110024916A1 (en) * 2008-12-01 2011-02-03 Stats Chippac, Ltd. Semiconductor Device and Method of Forming an Interposer Package with Through Silicon Vias
US20110079912A1 (en) * 2009-10-05 2011-04-07 Interconnect Portfolio Llc Connection for Off-Chip Electrostatic Discharge Protection
US20120038044A1 (en) * 2010-08-12 2012-02-16 Siliconware Precision Industries Co., Ltd. Chip scale package and fabrication method thereof

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2017172226A1 (en) * 2016-04-02 2017-10-05 Intel IP Corporation Integrated circuit packages including an optical redistribution layer
US10209466B2 (en) 2016-04-02 2019-02-19 Intel IP Corporation Integrated circuit packages including an optical redistribution layer
US10816742B2 (en) 2016-04-02 2020-10-27 Intel IP Corporation Integrated circuit packages including an optical redistribution layer
US10541263B2 (en) 2016-11-14 2020-01-21 Samsung Electronics Co., Ltd. Image sensor package having multi-level stack structure
US10879294B2 (en) 2016-11-14 2020-12-29 Samsung Electronics Co., Ltd. Image sensor package having multi-level stack structure
WO2020037677A1 (en) * 2018-08-24 2020-02-27 深圳市汇顶科技股份有限公司 Packaging method and structure for light emitting device, and electronic device
US11515225B2 (en) 2020-09-10 2022-11-29 Rockwell Collins, Inc. Reconstituted wafer including mold material with recessed conductive feature
US11605570B2 (en) 2020-09-10 2023-03-14 Rockwell Collins, Inc. Reconstituted wafer including integrated circuit die mechanically interlocked with mold material

Also Published As

Publication number Publication date
DE102013220360A1 (en) 2014-04-10
US20140097536A1 (en) 2014-04-10
US9177884B2 (en) 2015-11-03

Similar Documents

Publication Publication Date Title
US9177884B2 (en) Two-sided-access extended wafer-level ball grid array (eWLB) package, assembly and method
US10665567B1 (en) Wafer level package and fabrication method
US10510734B2 (en) Semiconductor packages having dummy connectors and methods of forming same
US9691696B2 (en) Interposers with circuit modules encapsulated by moldable material in a cavity, and methods of fabrication
KR102069256B1 (en) Package structure and method of forming the same
CN107808856B (en) Semiconductor package structure and manufacturing method thereof
US7361533B1 (en) Stacked embedded leadframe
US7750467B2 (en) Chip scale package structure with metal pads exposed from an encapsulant
US9425175B2 (en) Methods for performing extended wafer-level packaging (eWLP) and eWLP devices made by the methods
US20050258537A1 (en) Semiconductor package with build-up layers formed on chip and fabrication method of the semiconductor package
US11309255B2 (en) Very thin embedded trace substrate-system in package (SIP)
JP2016054289A (en) Wire bond sensor package and method
KR102205751B1 (en) Heterogeneous antenna in fan-out package
JP2008244437A (en) Image sensor package having die receiving opening and method thereof
TWI768671B (en) Semiconductor devices and methods of manufacture
US20070194420A1 (en) Semiconductor package having an optical device and a method of making the same
US11908787B2 (en) Package structure and method of manufacturing the same
US11114407B2 (en) Integrated fan-out package and manufacturing method thereof
US20220293482A1 (en) Semiconductor device and manufacturing method thereof
US11211325B2 (en) Semiconductor device package and method for manufacturing the same
CN115867828A (en) Semiconductor package and method of manufacturing the same
TWI830800B (en) Integrated circuit package
KR20140038079A (en) Semiconductor device and method for manufacturing the same
KR20240048974A (en) Optical System In Package Using Semiconductor Packaging Process
TW202034001A (en) Integrated circuit package

Legal Events

Date Code Title Description
AS Assignment

Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH CAROLINA

Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:037808/0001

Effective date: 20160201

Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH

Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:037808/0001

Effective date: 20160201

AS Assignment

Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD., SINGAPORE

Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:041710/0001

Effective date: 20170119

Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD

Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:041710/0001

Effective date: 20170119

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION