US20150295151A1 - High performance light emitting diode with vias - Google Patents
High performance light emitting diode with vias Download PDFInfo
- Publication number
- US20150295151A1 US20150295151A1 US14/466,993 US201414466993A US2015295151A1 US 20150295151 A1 US20150295151 A1 US 20150295151A1 US 201414466993 A US201414466993 A US 201414466993A US 2015295151 A1 US2015295151 A1 US 2015295151A1
- Authority
- US
- United States
- Prior art keywords
- light emitting
- emitting diode
- article
- manufacture
- vias
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000004519 manufacturing process Methods 0.000 claims abstract description 21
- 229910052751 metal Inorganic materials 0.000 claims description 42
- 239000002184 metal Substances 0.000 claims description 42
- 239000000758 substrate Substances 0.000 claims description 42
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 claims description 35
- 239000000463 material Substances 0.000 claims description 35
- 239000004065 semiconductor Substances 0.000 claims description 30
- 239000010949 copper Substances 0.000 claims description 20
- 229910052759 nickel Inorganic materials 0.000 claims description 12
- 229910052802 copper Inorganic materials 0.000 claims description 11
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 8
- 239000004020 conductor Substances 0.000 claims description 7
- 229910052782 aluminium Inorganic materials 0.000 claims description 5
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims description 5
- 239000011521 glass Substances 0.000 claims description 5
- 239000000919 ceramic Substances 0.000 claims description 4
- 229910052721 tungsten Inorganic materials 0.000 claims description 4
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 claims description 3
- 239000010703 silicon Substances 0.000 claims description 3
- 229910052710 silicon Inorganic materials 0.000 claims description 3
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 claims description 3
- 239000010937 tungsten Substances 0.000 claims description 3
- 229910001369 Brass Inorganic materials 0.000 claims description 2
- 229910001374 Invar Inorganic materials 0.000 claims description 2
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 claims description 2
- 229910000831 Steel Inorganic materials 0.000 claims description 2
- 239000010951 brass Substances 0.000 claims description 2
- 230000008878 coupling Effects 0.000 claims description 2
- 238000010168 coupling process Methods 0.000 claims description 2
- 238000005859 coupling reaction Methods 0.000 claims description 2
- 229910052750 molybdenum Inorganic materials 0.000 claims description 2
- 239000011733 molybdenum Substances 0.000 claims description 2
- 239000010959 steel Substances 0.000 claims description 2
- 230000003287 optical effect Effects 0.000 claims 1
- 238000000034 method Methods 0.000 description 56
- 230000008569 process Effects 0.000 description 43
- 239000010931 gold Substances 0.000 description 25
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 17
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 13
- 229910052737 gold Inorganic materials 0.000 description 13
- 238000000151 deposition Methods 0.000 description 11
- 230000008021 deposition Effects 0.000 description 9
- 229910002601 GaN Inorganic materials 0.000 description 8
- 230000015572 biosynthetic process Effects 0.000 description 8
- 239000012212 insulator Substances 0.000 description 8
- 238000005530 etching Methods 0.000 description 7
- 238000005304 joining Methods 0.000 description 7
- 235000012239 silicon dioxide Nutrition 0.000 description 6
- 239000000377 silicon dioxide Substances 0.000 description 6
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 description 5
- 229920002120 photoresistant polymer Polymers 0.000 description 5
- 238000001020 plasma etching Methods 0.000 description 5
- GRYLNZFGIOXLOG-UHFFFAOYSA-N Nitric acid Chemical compound O[N+]([O-])=O GRYLNZFGIOXLOG-UHFFFAOYSA-N 0.000 description 4
- 229910052581 Si3N4 Inorganic materials 0.000 description 4
- UMIVXZPTRXBADB-UHFFFAOYSA-N benzocyclobutene Chemical compound C1=CC=C2CCC2=C1 UMIVXZPTRXBADB-UHFFFAOYSA-N 0.000 description 4
- 239000011651 chromium Substances 0.000 description 4
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 4
- 229910017604 nitric acid Inorganic materials 0.000 description 4
- 238000000206 photolithography Methods 0.000 description 4
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 4
- 238000012545 processing Methods 0.000 description 4
- 229910052594 sapphire Inorganic materials 0.000 description 4
- 239000010980 sapphire Substances 0.000 description 4
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 4
- 229910052718 tin Inorganic materials 0.000 description 4
- 239000010936 titanium Substances 0.000 description 4
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical compound [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 description 3
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 3
- 238000013461 design Methods 0.000 description 3
- 238000009826 distribution Methods 0.000 description 3
- 230000005684 electric field Effects 0.000 description 3
- 238000001039 wet etching Methods 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 2
- 239000000956 alloy Substances 0.000 description 2
- 229910045601 alloy Inorganic materials 0.000 description 2
- 238000000429 assembly Methods 0.000 description 2
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 239000003086 colorant Substances 0.000 description 2
- 230000000295 complement effect Effects 0.000 description 2
- 229910052593 corundum Inorganic materials 0.000 description 2
- 238000007598 dipping method Methods 0.000 description 2
- 238000001312 dry etching Methods 0.000 description 2
- 230000005611 electricity Effects 0.000 description 2
- 239000008393 encapsulating agent Substances 0.000 description 2
- 238000011049 filling Methods 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 238000005286 illumination Methods 0.000 description 2
- AMGQUBHHOARCQH-UHFFFAOYSA-N indium;oxotin Chemical compound [In].[Sn]=O AMGQUBHHOARCQH-UHFFFAOYSA-N 0.000 description 2
- 238000009616 inductively coupled plasma Methods 0.000 description 2
- 238000009413 insulation Methods 0.000 description 2
- 230000015654 memory Effects 0.000 description 2
- 238000004806 packaging method and process Methods 0.000 description 2
- 238000000059 patterning Methods 0.000 description 2
- 238000007788 roughening Methods 0.000 description 2
- 238000004528 spin coating Methods 0.000 description 2
- 238000004544 sputter deposition Methods 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- 238000012360 testing method Methods 0.000 description 2
- 229910052719 titanium Inorganic materials 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 1
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 description 1
- 230000009471 action Effects 0.000 description 1
- 239000011149 active material Substances 0.000 description 1
- QXAITBQSYVNQDR-UHFFFAOYSA-N amitraz Chemical compound C=1C=C(C)C=C(C)C=1N=CN(C)C=NC1=CC=C(C)C=C1C QXAITBQSYVNQDR-UHFFFAOYSA-N 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- 230000000712 assembly Effects 0.000 description 1
- NWAIGJYBQQYSPW-UHFFFAOYSA-N azanylidyneindigane Chemical compound [In]#N NWAIGJYBQQYSPW-UHFFFAOYSA-N 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 229910052804 chromium Inorganic materials 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 230000006835 compression Effects 0.000 description 1
- 238000007906 compression Methods 0.000 description 1
- 230000003750 conditioning effect Effects 0.000 description 1
- 239000002178 crystalline material Substances 0.000 description 1
- 238000000708 deep reactive-ion etching Methods 0.000 description 1
- -1 e.g. Inorganic materials 0.000 description 1
- 238000010894 electron beam technology Methods 0.000 description 1
- 238000009713 electroplating Methods 0.000 description 1
- 238000000605 extraction Methods 0.000 description 1
- 229910052733 gallium Inorganic materials 0.000 description 1
- HZXMRANICFIONG-UHFFFAOYSA-N gallium phosphide Chemical compound [Ga]#P HZXMRANICFIONG-UHFFFAOYSA-N 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- BSIDXUHWUKTRQL-UHFFFAOYSA-N nickel palladium Chemical compound [Ni].[Pd] BSIDXUHWUKTRQL-UHFFFAOYSA-N 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- KDLHZDBZIXYQEI-UHFFFAOYSA-N palladium Substances [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 description 1
- 230000008775 paternal effect Effects 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 238000011112 process operation Methods 0.000 description 1
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
- 239000004332 silver Substances 0.000 description 1
- 230000003595 spectral effect Effects 0.000 description 1
- 238000003892 spreading Methods 0.000 description 1
- 230000007480 spreading Effects 0.000 description 1
- 238000003860 storage Methods 0.000 description 1
- 229910052715 tantalum Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/48—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
- H01L33/62—Arrangements for conducting electric current to or from the semiconductor body, e.g. lead-frames, wire-bonds or solder balls
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/02—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
- H01L33/04—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a quantum effect structure or superlattice, e.g. tunnel junction
- H01L33/06—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a quantum effect structure or superlattice, e.g. tunnel junction within the light emitting region, e.g. quantum confinement structure or tunnel barrier
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/36—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes
- H01L33/38—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes with a particular shape
- H01L33/382—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes with a particular shape the electrode extending partially in or entirely through the semiconductor body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/36—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes
- H01L33/40—Materials therefor
- H01L33/42—Transparent materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/48—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
- H01L33/50—Wavelength conversion elements
- H01L33/501—Wavelength conversion elements characterised by the materials, e.g. binder
- H01L33/502—Wavelength conversion materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/48—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
- H01L33/58—Optical field-shaping elements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/48—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
- H01L33/64—Heat extraction or cooling elements
- H01L33/644—Heat extraction or cooling elements in intimate contact or integrated with parts of the device other than the semiconductor body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/48—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
- H01L33/64—Heat extraction or cooling elements
- H01L33/647—Heat extraction or cooling elements the elements conducting electric current to or from the semiconductor body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2933/00—Details relating to devices covered by the group H01L33/00 but not provided for in its subgroups
- H01L2933/0008—Processes
- H01L2933/0033—Processes relating to semiconductor body packages
- H01L2933/0066—Processes relating to semiconductor body packages relating to arrangements for conducting electric current to or from the semiconductor body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/48—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
- H01L33/58—Optical field-shaping elements
- H01L33/60—Reflective elements
Definitions
- Embodiments of the present invention relate to the field of integrated circuit design and manufacture. More specifically, embodiments of the present invention relate to systems and methods for high performance light emitting diodes with vias.
- LEDs Light emitting diodes
- area-illumination applications for example, architectural lighting, residential illumination, industrial lighting, outdoor lighting, theatrical lighting and the like.
- LEDs typically have electrical contacts facing in the same direction, e.g., away from a substrate.
- Some types of LEDs may have electrical contacts at two different levels, e.g., in a “stair step” arrangement. However, the electrical contacts are still typically facing in the same direction.
- an article of manufacture includes a light emitting diode.
- the light emitting diode includes a plurality of filled vias configured to connect a doped region on one side of the light emitting diode to a plurality of contacts on the other side of the light emitting diode.
- the filled vias may comprise less that 10% of a surface area of the light emitting diode.
- a light emitting diode apparatus in accordance with another embodiment of the present invention, includes an n-doped semiconductor region, a multiple quantum well (MQW) region disposed on said n-doped semiconductor region and a p-doped semiconductor region disposed on said MQW region.
- the apparatus also includes a plurality of filled vias through said p-doped semiconductor region and through said MQW region, contacting said n-doped semiconductor region. Both terminals of said light emitting diode apparatus are on the same side of said light emitting diode apparatus as said p-doped semiconductor region.
- an apparatus in accordance with yet another embodiment of the present invention, includes a light emitting diode.
- the light emitting diode includes an n-doped semiconductor region, a multiple quantum well (MQW) region disposed on said n-doped semiconductor region and a p-doped semiconductor region disposed on said MQW region.
- the apparatus includes a plurality of filled vias through said p-doped semiconductor region and through said MQW region, contacting said n-doped semiconductor region and a carrier substrate.
- the apparatus further includes a conductive pattern supported by said carrier substrate and metal for electrically coupling said plurality of filled vias to said conductive pattern.
- the carrier substrate may be configured to couple thermal energy away from said light emitting diode.
- FIG. 1A illustrates a high performance light emitting diode (LED) with vias, in accordance with embodiments of the present invention.
- FIG. 1B illustrates a high performance light emitting diode (LED) with vias 101 , in accordance with additional embodiments of the present invention.
- LED light emitting diode
- FIG. 1C illustrates a high performance light emitting diode (LED) with vias 102 , in accordance with further embodiments of the present invention.
- LED light emitting diode
- FIGS. 2A , 2 B, 2 C, 2 D, 2 E, 2 F and 2 G illustrate an exemplary process for forming a light emitting diode sub-assembly, in accordance with embodiments of the present invention.
- FIGS. 3A , 3 B, 3 C, 3 D and 3 E illustrate an exemplary process for forming a carrier wafer sub-assembly, in accordance with embodiments of the present invention.
- FIGS. 3F , 3 G and 3 H illustrate an exemplary alternative process for forming a carrier wafer sub-assembly, in accordance with embodiments of the present invention.
- FIG. 3I illustrates an alternative embodiment of a carrier wafer subassembly, in accordance with embodiments of the present invention.
- FIG. 3J illustrates an alternative embodiment of a carrier wafer subassembly, in accordance with the present invention.
- FIGS. 4A , 4 B, 4 C and 4 D illustrate an exemplary process for joining a light emitting diode sub-assembly to a carrier wafer sub-assembly, in accordance with embodiments of the present invention.
- FIG. 5 illustrates a perspective sectional view of a high efficiency light emitting diode (LED) with vias, in accordance with embodiments of the present invention.
- FIG. 6 illustrates an example of an application of a high efficiency light emitting diode with vias, in accordance with embodiments of the present invention.
- these quantities take the form of electrical or magnetic signals capable of being stored, transferred, combined, compared, and otherwise manipulated in a computer system. It has proven convenient at times, principally for reasons of common usage, to refer to these signals as bits, values, elements, symbols, characters, terms, numbers, or the like.
- via may be used to describe or refer to a hole or a filled hole, generally used to electrically couple circuit elements at different levels of a multi-level structure.
- vias may also have a “trench” structure, e.g., a hole or filled hole in which the length is much greater than the width.
- trench structure
- vias may be illustrated as generally circular in vertical cross section. However, it is to be understood that vias and/or filled vias may have any suitable shape.
- FIG. 1A illustrates a high performance light emitting diode (LED) with vias 100 , in accordance with embodiments of the present invention.
- Light emitting diode 100 comprises a substrate 110 .
- the substrate 110 may comprise any suitable material, including silicon, glass, metals or alloys, ceramics, and the like. As will be further described later, substrate 110 may not utilized in the formation of semiconducting materials, and may be chosen, e.g., for reasons of mechanical strength, thermal properties, electrical properties, and the like.
- Insulation 112 and 116 may comprise, for example, silicon dioxide (Si02), silicon nitride (Si3N4), benzo-cyclo-butene (BCB), spin-on glass, and the like.
- patterned metal 115 routes electrical signals for the LED, as will be described further below.
- Patterned metal 115 may comprise, for example, aluminum (Al), copper (Cu), nickel (Ni), gold (Au) and the like.
- Light emitting diode 100 additionally comprises lower metal 120 .
- Lower metal 120 contacts conductive portions of paternal metal 115 .
- Lower metal 120 may comprise copper (Cu), nickel (Ni), gold (Au), tin (Sn) and the like.
- the material chosen should be selected to effective bonding to upper metal 130 .
- Upper metal 130 is bonded to lower metal 120 .
- Upper metal 130 may comprise copper (Cu), nickel (Ni), gold (Au), tin (Sn) and the like.
- the material chosen should be selected to effective bonding to lower metal 120 .
- Upper metal 130 is in electrical contact with contact 155 and or via 140 .
- Filled vias 140 provides an electrical path from patterned metal 115 , through some instances of lower metal 120 and upper metal 130 , to the n-type semiconducting material, e.g., n-gallium nitride (n-GaN), of the light emitting diode proper.
- Filled vias 140 may form an array of separated pillars, in some embodiments.
- Filled vias 140 may from long trenches (in a direction parallel to the MQW plan), in some embodiments.
- Filled vias 140 may from an enclosed loop of thin side walls wrapping around the device, in some embodiments.
- filled vias 140 may directly contact optional layer 170 of a transparent conductive material, further described below.
- Filled vias 140 may comprise, for example, chrome/gold (Cr/Au), titanium/gold, titanium/aluminum/nickel/gold (Ti/Al/Ni/Au) stacks, and the like.
- vias 140 may also be described as a “trench” structure, e.g., a filled hole in which the length, e.g., perpendicular to the plane of FIG. 1A , of vias 140 is much greater than their width.
- vias may be illustrated as generally circular in vertical cross section. However, it is to be understood that vias and/or filled vias may have any suitable shape.
- Contact 155 provides electrical contact from some instances of upper metal 130 to the p-type semiconducting material, e.g., p-gallium nitride (p-GaN), of the light emitting diode proper.
- Contact 155 may comprise, for example, chrome/gold (Cr/Au), nickel/gold (Ni/Au), nickel palladium/gold (Ni/Pd/Au) stacks, and the like.
- Light emitting diode 100 further comprises insulating structures 150 .
- Insulating structure 150 insulate the p-type semiconducting material from filled vias 140 and from some upper metal 130 .
- Light emitting diode 100 comprises a stack of active materials 190 that emits light.
- stack 190 may comprise a p-type semiconducting material, e.g., p-gallium nitride (p-GaN), multiple quantum wells (MQW) and n-type semiconducting material, e.g., n-gallium nitride (n-GaN).
- the top surface 160 e.g., n-GaN, of the active stack 190 may be roughened in order to improve light extraction, in accordance with embodiments of the present invention.
- Light emitting diode 100 comprise an optional layer 170 of a transparent conductive material, e.g., indium tin oxide (ITO), supported by a metal grid 145 ( FIG. 1C ).
- Optional layer 170 may enhance current spreading.
- Light emitting diode 100 may further optionally comprise a layer 180 forming a lens or encapsulant.
- Layer 180 may be transparent, and may be designed to optically enhance light emission and/or directionality, of light emitting diode 100 .
- Layer 180 may also comprise a phosphor layer, e.g., for producing light responsive to receiving light energy from a light emitting diode.
- FIG. 1B illustrates a high performance light emitting diode (LED) with vias 101 , in accordance with embodiments of the present invention.
- the filled vias 140 are extended to contact layer 170 of a transparent conductive material.
- FIG. 1C illustrates a high performance light emitting diode (LED) with vias 102 , in accordance with embodiments of the present invention.
- the layer 170 of a transparent conductive material is supported by a metal grid 145 .
- Metal grid 145 may comprise any suitable materials, including the exemplary materials previously describe for filled vias 140 .
- silver is a good choice for metal grid 145 , due to its excellent conductivity and semi-transparency at small thickness, e.g. less than about 20 nm.
- FIGS. 2A through 2G illustrate an exemplary process 200 for forming a light emitting diode sub-assembly 201 , in accordance with embodiments of the present invention. Processes for formation of a carrier wafer subassembly and joining of the light emitting diode sub-assembly 201 with the carrier wafer sub-assembly will be further described below.
- a gallium nitride (GaN) multiple quantum well (MQW) light emitting diode is formed on a sapphire (a-Al203) substrate 292 , in accordance with embodiments of the present invention.
- the illustrated formation may be via any suitable process and materials.
- an n-type layer 294 e.g., comprising n doped gallium nitride (n-GaN) is formed on substrate 292 .
- Substrate 292 may comprise a crystalline material that is lattice-matched for gallium nitride, e.g., sapphire (a-Al203) or silicon carbide (SiC).
- a five-period multiple quantum well structure 296 comprising, for example, periods of a 2.5 nm thick 85% gallium, 15% indium nitride layer alternating with a 11 nm thick GaN layer is formed on n-type layer 294 .
- a p-type layer 298 e.g., comprising p-doped gallium nitride (p-GaN) is formed on top of the MQW 296 .
- the diode structure is formed continuously over substantially all of the substrate, although this is not required. It is to be appreciated that embodiments in accordance with the present invention are well suited to other types of light emitting diodes comprising different materials.
- FIG. 2B illustrates defining an area for continued processing of light emitting devices on substrate 292 , in accordance with embodiments of the present invention.
- the illustrated defining may be via any suitable process and materials.
- a portion of the semiconducting stack is etched away via inductively coupled plasma reactive ion etching (RIE), or other suitable process, defining a perimeter and forming an area of a light emitting diode material.
- RIE inductively coupled plasma reactive ion etching
- the LED stack may be about 5.215 .im thick, in an embodiment.
- the etching should be deeper than the stack, e.g., about 6 gm, to ensure complete removal of the semiconducting materials and exposure of the substrate. Any photoresist should be removed, as well.
- FIG. 2C illustrates opening of vias 240 , through p-layer 298 and MQW layer 296 , to the n-type layer 294 , in accordance with embodiments of the present invention.
- the illustrated opening may be via any suitable process and materials.
- a plurality of via 240 is formed via inductively coupled plasma reactive ion etching (RIE), or other suitable process.
- RIE reactive ion etching
- the etching to open the vias should be to a lesser depth than the previous etching.
- the etching of vias 240 should terminate in n-type layer 294 , and should not remove all of n-type layer 294 . It is appreciated that more than the illustrated one via 240 may be formed in this manner.
- the vias may be on about 10 gm to about 200 gm centers, with a diameter of about 10 gm to about 200 gm, for example. It is appreciated that vias 240 are well suited to non-circular cross-section(s), in accordance embodiments of the present invention.
- FIG. 2D illustrates formation of metal contacts 255 to p-type layer 298 and n-type layer 294 regions of the LED mesas, in accordance with embodiments of the present invention.
- the illustrated formation may be via any suitable process and materials.
- a negative tone mask of photoresist e.g., of at least 10 gm in thickness, may be used to form a stack of 100 nm of chromium (Cr) and 300 nm of gold (Au), e.g., via sputtering or electron beam (“e-beam”) deposition. Any photoresist should be subsequently removed, as well. Then the deposition may be followed by annealing in an oxygen (02) atmosphere at about 550° C. for about five minutes.
- an oxygen (02) atmosphere at about 550° C. for about five minutes.
- FIG. 2E illustrates deposition of an insulator 250 over all exposed surfaces, in accordance with embodiments of the present invention. It is appreciated that contacts 255 are covered, as well.
- the illustrated deposition may be via any suitable process and materials. For example, 500 nm of silicon dioxide (Si02) may be deposited by Plasma-enhanced chemical vapor deposition (PECVD) or low pressure chemical vapor deposition (LPCVD).
- PECVD Plasma-enhanced chemical vapor deposition
- LPCVD low pressure chemical vapor deposition
- FIG. 2F illustrates opening or uncovering of the contacts 255 , in accordance with embodiments of the present invention.
- the illustrated removal of material may be via any suitable process and materials.
- photolithographic, wet and/or dry etching processes may be used to selectively etch the insulator 250 from the top surfaces of contacts 255 .
- FIG. 2G illustrates formation of upper metal bonding pads 230 , in accordance with embodiments of the present invention.
- the illustrated forming may be via any suitable process and materials.
- a seed layer of about 100 nm of nickel (Ni) is deposited. It is appreciated that a mask is not required.
- spin coating may be used to apply a negative tone mask of photoresist, e.g., of at least 10 gm in thickness.
- Photolithography is used to define the bonding pads.
- the upper metal bonding pads 230 comprising, for example, 2.75 gm of copper (Cu), 100 nm of nickel (Ni) and 255 nm of gold (Au), may be electroplated.
- the seed layer may be subsequently etched off by dipping in nitric acid (HNO3). Accordingly, a first sub-assembly 201 is formed.
- HNO3 nitric acid
- FIGS. 3A through 3E illustrate an exemplary process 300 for forming a carrier wafer sub-assembly 301 , in accordance with embodiments of the present invention. Exemplary processes for joining of the light emitting diode sub-assembly 201 with the carrier wafer sub-assembly 301 will be further described below.
- a metal layer 315 is deposited on an insulated substrate, in accordance with embodiments of the present invention.
- the illustrated deposition may be via any suitable process and materials.
- the insulated substrate may comprise, for example, a stack of silicon (Si) 310 and an insulator 312 , e.g., silicon dioxide (Si02).
- the silicon dioxide may be thermally grown, in some embodiments.
- the stack of materials may also comprise ceramic, glass, tungsten, molybdenum, invar, aluminum, nickel, steel, brass and/or copper in some embodiments.
- the substrate should have a high thermal conductivity. For example, the substrate thermal conductivity should be greater than about 10 W/mK.
- the substrate 310 may be greater than about 100 gm thick and insulator 312 may be about 500 nm thick, in some embodiments.
- a conducting layer 315 e.g., about 1 ium thick, is deposited on top of the insulating layer 312 .
- Layer 315 should be suitable for patterning, and may comprise, for example, aluminum (Al), copper (Cu), nickel (Ni), gold (Au) and the like.
- portions of metal layer 315 are etched to form a circuit pattern, in accordance with embodiments of the present invention.
- the illustrated etching may be via any suitable process and materials, including, for example, photolithographic processes.
- FIG. 3C illustrates deposition of an insulating layer 316 onto the top surface of patterned metal layer 315 , in accordance with embodiments of the present invention.
- the illustrated deposition may be via any suitable process and materials.
- insulating layer 316 may comprise silicon dioxide (Si02), silicon nitride (Si3N4), benzo-cyclo-butene (BCB), spin-on glass, ceramic tungsten and the like. Insulating layer 316 may be about 500 nm thick, in some embodiments.
- vias are opened in insulating layer 316 , in accordance with embodiments of the present invention.
- the illustrated opening may be via any suitable process and materials.
- the insulating material may be selectively etched using wet and/or dry etching.
- FIG. 3E illustrates formation of lower metal bonding pads 320 , in accordance with embodiments of the present invention.
- the illustrated forming may be via any suitable process and materials.
- a seed layer of about 100 nm of nickel (Ni) is deposited. It is appreciated that a mask is not required.
- spin coating may be used to apply a negative tone mask of photoresist, e.g., of at least 10 gm in thickness. Photolithography is used to define the bonding pads.
- the lower metal bonding pads 320 comprising, for example, 8 gm of copper (Cu), 255 nm of nickel (Ni), 20 gm of tin (Sn) and 10 nm of gold (Au), may be electroplated.
- the seed layer may be subsequently etched off by dipping in nitric acid (HNO3). Accordingly, a second sub-assembly 301 is formed.
- HNO3 nitric acid
- FIGS. 3F through 3H illustrate an exemplary alternative process 330 for forming a carrier wafer sub-assembly 302 , in accordance with embodiments of the present invention. Exemplary processes for joining of the light emitting diode sub-assembly 201 with the carrier wafer sub-assembly 302 will be further described below.
- a substrate 310 is etched to form vias through the entire thickness of the substrate wafer.
- Any suitable process may be used, for example, deep reactive ion etching (RIE). Is appreciated that the illustrated via holes are depicted in cross section, and do not result in separate pieces of substrate.
- the sidewall of the via holes is passivated with insulating layer 336 .
- the passivating material may be silicon dioxide (Si02), deposited by either thermal growth, plasma-enhanced chemical vapor deposition (PECVD) or low-pressure chemical vapor deposition (LPCVD) processes.
- FIG. 3H illustrates filling of the vias, in accordance with embodiments of the present invention.
- a metal seed layer for example, Ti/Cu, Ta/Cu, W/Cu and/or TiW/Cu, is blanket deposited, followed by photolithography patterning to expose the through-substrate-vias. Then an electroplating process is applied to the wafer, in order to fill the through-substrate-vias 338 with Cu and Sn (after the full thickness is filled up with Cu). Then the seed layer out of the through-substrate-vias is removed by wet etching, forming wafer subassembly 302 .
- the substrate wafer 310 can also be etched deeply, leaving a thin layer of substrate material remaining, and this thin layer can be finally polished off after other process operations are complete, e.g., after seed layer removal.
- FIG. 3I illustrates an alternative embodiment 340 of a carrier wafer subassembly 303 , in accordance with embodiments of the present invention.
- insulator 312 a , metal 315 a and insulator 316 a are modified from the forms 312 , 315 and 316 ( FIG. 3E ) to allow some instances of filled vias 320 b to make contact with a conductive substrate 310 a .
- Conductive substrate 310 a may comprise any suitable material, for example a metal or alloy, and may server multiple functions, including, for example, the functions of a mechanical substrate, one electrode of an LED assembly, and as a heat sink.
- FIG. 3J illustrates an alternative embodiment 350 of a carrier wafer subassembly 304 , in accordance with the present invention.
- wafer subassembly In contrast to wafer subassembly 301 ( FIG. 3E ), wafer subassembly lacks insulator 312 deposited on substrate 310 a . Rather, patterned metal 315 b is deposited directly onto substrate 310 a , via any suitable process. An additional patterned metal 318 is deposited onto insulator 316 b . Some filled metal vias 320 c contact patterned metal 318 while some filled metal vias 320 c contact patterned metal 315 b.
- FIGS. 4A through 4D illustrate an exemplary process 400 for joining light emitting diode sub-assembly 201 to carrier wafer sub-assembly 301 (or 302 , 303 , 304 ), in accordance with embodiments of the present invention.
- FIG. 4A illustrates the joining of sub-assembly 201 with sub-assembly 301 , in accordance with embodiments of the present invention.
- the light emitting diode sub-assembly 201 is inverted.
- the joining may be via any suitable process and materials. For example, a thermo compression wafer bonding process may be utilized.
- the back side of substrate 292 may be polished on the back side, e.g., the top as illustrated in FIG. 4A , which may improve transparency and aid alignment of the two sub-assemblies 201 , 301 , from the back side of substrate 292 .
- the substrate 292 of sub-assembly 201 is removed, in accordance with embodiments of the present invention.
- the removal may be via any suitable process and materials.
- the substrate 292 may be removed by a laser lift off process, or may be polished off, e.g., via chemical mechanical polishing, or lapping.
- FIG. 4C illustrates etching of the top, in the view of FIG. 4C , surface of the light emitting diode, e.g., layer 294 ( FIG. 2A ).
- the etching may be via any suitable process and materials, and may remove, for example, about 1.65 gm of material.
- the top surface of the light emitting diode, e.g., layer 294 ( FIG. 2A ) may be roughened, in accordance with embodiments of the present invention. The roughening may enhance light output, and may be accomplished via any suitable process.
- FIG. 4D illustrates a deposition of optional layer 470 of transparent conductive material, e.g., indium tin oxide (ITO).
- ITO indium tin oxide
- the deposition may be via any suitable process and materials. For example, 250 nm of ITO may be sputtered and then annealed in a nitrogen (N2) atmosphere for about four hours at about 180° C. A shadow mask is generally needed before depositing the ITO 470 .
- the mask may be the same as or similar to a mask utilized in defining an array area, as illustrated in FIG. 2A .
- FIG. 4D further illustrates the formation of a layer 480 forming a lens or encapsulant.
- Layer 480 may be transparent, and may be designed to optically enhance light emission and/or directionality, of a light emitting diode.
- Layer 480 may also comprise a phosphor layer, e.g., for producing light responsive to receiving light energy from a light emitting diode.
- substrate 292 may comprise a “2-inch” sapphire wafer. Accordingly, the resulting light emitting diode with vias may have on the order of three square inches of light emitting diode surface.
- the structures disclosed herein may advantageously provide sufficient thermal conduction to extract heat from such a large device.
- the wafer may be singulated, e.g., cut between vias and contact structures, into smaller-area light emitting diodes.
- the high efficiency light emitting diode with vias may be coupled to a heat sink, e.g., on the bottom of substrate 310 .
- FIG. 5 illustrates a perspective sectional view of a high efficiency light emitting diode (LED) with vias 500 , in accordance with embodiments of the present invention.
- Light emitting diode 500 may generally correspond to light emitting diode 100 of FIG. 1A .
- Light emitting diode 500 comprises a stack of light emitting materials 540 .
- Materials stack 540 may generally correspond to LED stack 190 ( FIG. 1A ), e.g., layers 294 - 298 of FIG. 2A .
- light emitting diode 500 comprises a transparent contact 510 on its top.
- Transparent contact 510 may generally correspond to transparent layer 170 of FIG. 1A .
- Light emitting diode 500 comprises a plurality of filled vias 520 .
- Filled vias 520 may conduct electricity to the n-type material of the light emitting diode 540 .
- Filled vias 520 generally correspond to filled vias 140 of FIG. 1A .
- the vias 520 should represent less than 10% of the top surface area of light emitting diode 500 .
- the vias 520 should be spaced no more than about 200 gm apart.
- light emitting diode 500 comprises a plurality of contacts 530 .
- Contacts 530 may conduct electricity to the p-type material of the light emitting diode 540 .
- Contacts 530 may generally correspond to contacts 155 of FIG. 1A .
- FIG. 6 illustrates an example of an application of a high efficiency light emitting diode with vias, e.g., a high efficiency light emitting diode with vias 100 , in accordance with embodiments of the present invention.
- Light appliance 600 is well suited to a variety of lighting applications, including domestic, industrial and landscape lighting. Light appliance 600 is also well suited to stage or theatrical lighting.
- Light appliance 600 comprises a base 610 . As illustrated, base 610 is an Edison type base. It is appreciated that embodiments in accordance with the present invention are well suited to other types of bases, including, for example, GU, bayonet, bipin, wedge, stage pin or other types of bases.
- Light appliance 600 additionally comprises a body portion 620 that houses power conditioning electronics (not shown) that convert 110 V AC input electrical power (or 220 V AC, or other selected input electrical power) to electrical power suitable for driving a plurality of light emitting diode devices 640 .
- Body portion 620 may also comprise, or couple to, optional heat sink features (not shown).
- Light appliance 600 may additionally comprise optional optics 630 .
- Optics 630 comprise diffusers and/or lenses for focusing and/or diffusing light from the plurality of light emitting diode devices 640 into a desired pattern.
- Light appliance 600 comprises a plurality of high efficiency light emitting diode with vias devices. Individual instances of plurality of high efficiency light emitting diode with vias devices may correspond to assemblies previously described herein.
- light appliance 600 may include one or more instances of a high efficiency light emitting diode with vias 100 . Each instance of a high efficiency light emitting diode with vias 100 may comprise one or more light emitting diodes. It is appreciated that not all high efficiency light emitting diode with vias 100 need be identical, and that not all light emitting diodes in a single instance of high efficiency light emitting diode with vias 100 need be identical.
- appliance 600 may comprise a plurality of individual, different, LED devices.
- an electronic device may be a blue light emitting diode comprising a sapphire substrate.
- Another instance of an electronic device may be a green light emitting diode comprising a gallium phosphide (GaP) substrate.
- Another instance of an electronic device may be a red light emitting diode comprising a gallium arsenide (GaAs) substrate.
- the three instances of electronic devices may be arranged such that the light from such three colors may be combined to produce a variety of spectral colors.
- a plurality of light emitting diode devices may operate in combination to produce a “white” light output.
- device 600 may include additional electronics associated with the LED devices.
- additional electronics may comprise circuits to implement a white balance among tri-color LEDs.
- Embodiments in accordance with the present invention provide systems and methods for high performance light emitting diodes with vias.
- embodiments in accordance with the present invention provide systems and methods for high performance light emitting diodes with vias that enable wafer level packaging, improved thermal conduction and electrical field distribution, and further enable electrical contacts on opposite sides.
- embodiments in accordance with the present invention provide systems and methods for high performance light emitting diodes with vias that are compatible and complementary with existing systems and methods of integrated circuit design, manufacturing and test.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Led Devices (AREA)
- Led Device Packages (AREA)
Abstract
Description
- This application claims the benefit of priority of U.S. patent application Ser. No. 13/543,697 filed Jul. 6, 2012.
- Embodiments of the present invention relate to the field of integrated circuit design and manufacture. More specifically, embodiments of the present invention relate to systems and methods for high performance light emitting diodes with vias.
- Light emitting diodes (LEDs) are gaining wide acceptance in a variety of area-illumination applications, for example, architectural lighting, residential illumination, industrial lighting, outdoor lighting, theatrical lighting and the like.
- Conventional light emitting diodes typically have electrical contacts facing in the same direction, e.g., away from a substrate. Some types of LEDs may have electrical contacts at two different levels, e.g., in a “stair step” arrangement. However, the electrical contacts are still typically facing in the same direction.
- Unfortunately, such contacts and associated structures tend to block some light output from an LED. In addition, such contact structures present a rather poor path for conducting thermal heat away from an LED. Further, convention contact structures generally result in an uneven electrical field distribution within the LED, leading to a further decrease in power efficiency and light output.
- Therefore, what is needed are systems and methods for high performance light emitting diodes with vias. What is additionally needed are systems and methods for high performance light emitting diodes with vias that enable wafer level packaging, improved thermal conduction and electrical field distribution, and further enable electrical contacts on opposite sides. A further need exists for systems and methods for high performance light emitting diodes with vias that are compatible and complementary with existing systems and methods of integrated circuit design, manufacturing and test. Embodiments of the present invention provide these advantages.
- In accordance with a first embodiment of the present invention, an article of manufacture includes a light emitting diode. The light emitting diode includes a plurality of filled vias configured to connect a doped region on one side of the light emitting diode to a plurality of contacts on the other side of the light emitting diode. The filled vias may comprise less that 10% of a surface area of the light emitting diode.
- In accordance with another embodiment of the present invention, a light emitting diode apparatus includes an n-doped semiconductor region, a multiple quantum well (MQW) region disposed on said n-doped semiconductor region and a p-doped semiconductor region disposed on said MQW region. The apparatus also includes a plurality of filled vias through said p-doped semiconductor region and through said MQW region, contacting said n-doped semiconductor region. Both terminals of said light emitting diode apparatus are on the same side of said light emitting diode apparatus as said p-doped semiconductor region.
- In accordance with yet another embodiment of the present invention, an apparatus includes a light emitting diode. The light emitting diode includes an n-doped semiconductor region, a multiple quantum well (MQW) region disposed on said n-doped semiconductor region and a p-doped semiconductor region disposed on said MQW region. In addition, the apparatus includes a plurality of filled vias through said p-doped semiconductor region and through said MQW region, contacting said n-doped semiconductor region and a carrier substrate. The apparatus further includes a conductive pattern supported by said carrier substrate and metal for electrically coupling said plurality of filled vias to said conductive pattern. The carrier substrate may be configured to couple thermal energy away from said light emitting diode.
- The detailed description is described with reference to accompanying figures. In the figures, the left-most digit(s) of a reference number identifies the figure in which the reference number first appears. The same numbers are used throughout the drawings to reference like features and components.
-
FIG. 1A illustrates a high performance light emitting diode (LED) with vias, in accordance with embodiments of the present invention. -
FIG. 1B illustrates a high performance light emitting diode (LED) withvias 101, in accordance with additional embodiments of the present invention. -
FIG. 1C illustrates a high performance light emitting diode (LED) withvias 102, in accordance with further embodiments of the present invention. -
FIGS. 2A , 2B, 2C, 2D, 2E, 2F and 2G illustrate an exemplary process for forming a light emitting diode sub-assembly, in accordance with embodiments of the present invention. -
FIGS. 3A , 3B, 3C, 3D and 3E illustrate an exemplary process for forming a carrier wafer sub-assembly, in accordance with embodiments of the present invention. -
FIGS. 3F , 3G and 3H illustrate an exemplary alternative process for forming a carrier wafer sub-assembly, in accordance with embodiments of the present invention. -
FIG. 3I illustrates an alternative embodiment of a carrier wafer subassembly, in accordance with embodiments of the present invention. -
FIG. 3J illustrates an alternative embodiment of a carrier wafer subassembly, in accordance with the present invention. -
FIGS. 4A , 4B, 4C and 4D illustrate an exemplary process for joining a light emitting diode sub-assembly to a carrier wafer sub-assembly, in accordance with embodiments of the present invention. -
FIG. 5 illustrates a perspective sectional view of a high efficiency light emitting diode (LED) with vias, in accordance with embodiments of the present invention. -
FIG. 6 illustrates an example of an application of a high efficiency light emitting diode with vias, in accordance with embodiments of the present invention. - Reference will now be made in detail to various embodiments of the invention, High Performance Light Emitting Diode with Vias, examples of which are illustrated in the accompanying drawings. While the invention will be described in conjunction with these embodiments, it is understood that they are not intended to limit the invention to these embodiments. On the contrary, the invention is intended to cover alternatives, modifications and equivalents, which may be included within the spirit and scope of the invention as defined by the appended claims. Furthermore, in the following detailed description of the invention, numerous specific details are set forth in order to provide a thorough understanding of the invention. However, it will be recognized by one of ordinary skill in the art that the invention may be practiced without these specific details. In other instances, well known methods, procedures, components, and circuits have not been described in detail as not to unnecessarily obscure aspects of the invention.
- Some portions of the detailed descriptions which follow (e.g.,
process - It should be borne in mind, however, that all of these and similar terms are to be associated with the appropriate physical quantities and are merely convenient labels applied to these quantities. Unless specifically stated otherwise as apparent from the following discussions, it is appreciated that throughout the present invention, discussions utilizing terms such as “depositing” or “processing” or “sputtering” or “coating” or “placing” or “slicing” or “forming” or “mounting” or “applying” or “roughening” or “filling” or “accessing” or “performing” or “generating” or “adjusting” or “creating” or “executing” or “continuing” or “indexing” or “computing” or “translating” or “calculating” or “determining” or “measuring” or “gathering” or “running” or the like, refer to the action and processes of a computer system, or similar electronic computing device, that manipulates and transforms data represented as physical (electronic) quantities within the computer system's registers and memories into other data similarly represented as physical quantities within the computer system memories or registers or other such information storage, transmission or display devices.
- As used herein, and by those of ordinary skill in the art, the term “via” may be used to describe or refer to a hole or a filled hole, generally used to electrically couple circuit elements at different levels of a multi-level structure. In accordance with embodiments of the present invention, vias may also have a “trench” structure, e.g., a hole or filled hole in which the length is much greater than the width. In general, herein, vias may be illustrated as generally circular in vertical cross section. However, it is to be understood that vias and/or filled vias may have any suitable shape.
- High Performance Light Emitting Diode with Vias
-
FIG. 1A illustrates a high performance light emitting diode (LED) withvias 100, in accordance with embodiments of the present invention.Light emitting diode 100 comprises asubstrate 110. Thesubstrate 110 may comprise any suitable material, including silicon, glass, metals or alloys, ceramics, and the like. As will be further described later,substrate 110 may not utilized in the formation of semiconducting materials, and may be chosen, e.g., for reasons of mechanical strength, thermal properties, electrical properties, and the like. - Disposed on top of the
substrate 110 are two layers ofinsulation Insulation layers metal 115.Patterned metal 115 routes electrical signals for the LED, as will be described further below.Patterned metal 115 may comprise, for example, aluminum (Al), copper (Cu), nickel (Ni), gold (Au) and the like. -
Light emitting diode 100 additionally compriseslower metal 120.Lower metal 120 contacts conductive portions ofpaternal metal 115.Lower metal 120 may comprise copper (Cu), nickel (Ni), gold (Au), tin (Sn) and the like. The material chosen should be selected to effective bonding toupper metal 130.Upper metal 130 is bonded tolower metal 120.Upper metal 130 may comprise copper (Cu), nickel (Ni), gold (Au), tin (Sn) and the like. The material chosen should be selected to effective bonding tolower metal 120.Upper metal 130 is in electrical contact withcontact 155 and or via 140. -
Filled vias 140 provides an electrical path from patternedmetal 115, through some instances oflower metal 120 andupper metal 130, to the n-type semiconducting material, e.g., n-gallium nitride (n-GaN), of the light emitting diode proper.Filled vias 140 may form an array of separated pillars, in some embodiments.Filled vias 140 may from long trenches (in a direction parallel to the MQW plan), in some embodiments.Filled vias 140 may from an enclosed loop of thin side walls wrapping around the device, in some embodiments. In addition, filled vias 140 may directly contactoptional layer 170 of a transparent conductive material, further described below.Filled vias 140 may comprise, for example, chrome/gold (Cr/Au), titanium/gold, titanium/aluminum/nickel/gold (Ti/Al/Ni/Au) stacks, and the like. - In accordance with embodiments of the present invention, vias 140 may also be described as a “trench” structure, e.g., a filled hole in which the length, e.g., perpendicular to the plane of
FIG. 1A , ofvias 140 is much greater than their width. In general, herein, vias may be illustrated as generally circular in vertical cross section. However, it is to be understood that vias and/or filled vias may have any suitable shape. - Contact 155 provides electrical contact from some instances of
upper metal 130 to the p-type semiconducting material, e.g., p-gallium nitride (p-GaN), of the light emitting diode proper. Contact 155 may comprise, for example, chrome/gold (Cr/Au), nickel/gold (Ni/Au), nickel palladium/gold (Ni/Pd/Au) stacks, and the like. -
Light emitting diode 100 further comprises insulatingstructures 150. Insulatingstructure 150 insulate the p-type semiconducting material from filledvias 140 and from someupper metal 130. -
Light emitting diode 100 comprises a stack ofactive materials 190 that emits light. For example, stack 190 may comprise a p-type semiconducting material, e.g., p-gallium nitride (p-GaN), multiple quantum wells (MQW) and n-type semiconducting material, e.g., n-gallium nitride (n-GaN). Thetop surface 160, e.g., n-GaN, of theactive stack 190 may be roughened in order to improve light extraction, in accordance with embodiments of the present invention. -
Light emitting diode 100 comprise anoptional layer 170 of a transparent conductive material, e.g., indium tin oxide (ITO), supported by a metal grid 145 (FIG. 1C ).Optional layer 170 may enhance current spreading.Light emitting diode 100 may further optionally comprise alayer 180 forming a lens or encapsulant.Layer 180 may be transparent, and may be designed to optically enhance light emission and/or directionality, oflight emitting diode 100.Layer 180 may also comprise a phosphor layer, e.g., for producing light responsive to receiving light energy from a light emitting diode. -
FIG. 1B illustrates a high performance light emitting diode (LED) withvias 101, in accordance with embodiments of the present invention. In the embodiment ofFIG. 1B , the filledvias 140 are extended to contactlayer 170 of a transparent conductive material. -
FIG. 1C illustrates a high performance light emitting diode (LED) withvias 102, in accordance with embodiments of the present invention. In the embodiment ofFIG. 1C , thelayer 170 of a transparent conductive material is supported by ametal grid 145.Metal grid 145 may comprise any suitable materials, including the exemplary materials previously describe for filledvias 140. In addition, silver is a good choice formetal grid 145, due to its excellent conductivity and semi-transparency at small thickness, e.g. less than about 20 nm. -
FIGS. 2A through 2G illustrate anexemplary process 200 for forming a light emittingdiode sub-assembly 201, in accordance with embodiments of the present invention. Processes for formation of a carrier wafer subassembly and joining of the light emittingdiode sub-assembly 201 with the carrier wafer sub-assembly will be further described below. - As illustrated in
FIG. 2A , a gallium nitride (GaN) multiple quantum well (MQW) light emitting diode is formed on a sapphire (a-Al203)substrate 292, in accordance with embodiments of the present invention. The illustrated formation may be via any suitable process and materials. For example, an n-type layer 294, e.g., comprising n doped gallium nitride (n-GaN), is formed onsubstrate 292.Substrate 292 may comprise a crystalline material that is lattice-matched for gallium nitride, e.g., sapphire (a-Al203) or silicon carbide (SiC). A five-period multiplequantum well structure 296 comprising, for example, periods of a 2.5 nm thick 85% gallium, 15% indium nitride layer alternating with a 11 nm thick GaN layer is formed on n-type layer 294. A p-type layer 298, e.g., comprising p-doped gallium nitride (p-GaN) is formed on top of theMQW 296. As is typical, the diode structure is formed continuously over substantially all of the substrate, although this is not required. It is to be appreciated that embodiments in accordance with the present invention are well suited to other types of light emitting diodes comprising different materials. -
FIG. 2B illustrates defining an area for continued processing of light emitting devices onsubstrate 292, in accordance with embodiments of the present invention. The illustrated defining may be via any suitable process and materials. For example, a portion of the semiconducting stack is etched away via inductively coupled plasma reactive ion etching (RIE), or other suitable process, defining a perimeter and forming an area of a light emitting diode material. The LED stack may be about 5.215 .im thick, in an embodiment. The etching should be deeper than the stack, e.g., about 6 gm, to ensure complete removal of the semiconducting materials and exposure of the substrate. Any photoresist should be removed, as well. -
FIG. 2C illustrates opening ofvias 240, through p-layer 298 andMQW layer 296, to the n-type layer 294, in accordance with embodiments of the present invention. The illustrated opening may be via any suitable process and materials. For example, a plurality of via 240 is formed via inductively coupled plasma reactive ion etching (RIE), or other suitable process. The etching to open the vias should be to a lesser depth than the previous etching. For example, the etching ofvias 240 should terminate in n-type layer 294, and should not remove all of n-type layer 294. It is appreciated that more than the illustrated one via 240 may be formed in this manner. The vias may be on about 10 gm to about 200 gm centers, with a diameter of about 10 gm to about 200 gm, for example. It is appreciated thatvias 240 are well suited to non-circular cross-section(s), in accordance embodiments of the present invention. -
FIG. 2D illustrates formation ofmetal contacts 255 to p-type layer 298 and n-type layer 294 regions of the LED mesas, in accordance with embodiments of the present invention. The illustrated formation may be via any suitable process and materials. For example, a negative tone mask of photoresist, e.g., of at least 10 gm in thickness, may be used to form a stack of 100 nm of chromium (Cr) and 300 nm of gold (Au), e.g., via sputtering or electron beam (“e-beam”) deposition. Any photoresist should be subsequently removed, as well. Then the deposition may be followed by annealing in an oxygen (02) atmosphere at about 550° C. for about five minutes. -
FIG. 2E illustrates deposition of aninsulator 250 over all exposed surfaces, in accordance with embodiments of the present invention. It is appreciated thatcontacts 255 are covered, as well. The illustrated deposition may be via any suitable process and materials. For example, 500 nm of silicon dioxide (Si02) may be deposited by Plasma-enhanced chemical vapor deposition (PECVD) or low pressure chemical vapor deposition (LPCVD). -
FIG. 2F illustrates opening or uncovering of thecontacts 255, in accordance with embodiments of the present invention. The illustrated removal of material may be via any suitable process and materials. For example, photolithographic, wet and/or dry etching processes may be used to selectively etch theinsulator 250 from the top surfaces ofcontacts 255. -
FIG. 2G illustrates formation of uppermetal bonding pads 230, in accordance with embodiments of the present invention. The illustrated forming may be via any suitable process and materials. For example, a seed layer of about 100 nm of nickel (Ni) is deposited. It is appreciated that a mask is not required. Next, spin coating may be used to apply a negative tone mask of photoresist, e.g., of at least 10 gm in thickness. Photolithography is used to define the bonding pads. The uppermetal bonding pads 230, comprising, for example, 2.75 gm of copper (Cu), 100 nm of nickel (Ni) and 255 nm of gold (Au), may be electroplated. The seed layer may be subsequently etched off by dipping in nitric acid (HNO3). Accordingly, afirst sub-assembly 201 is formed. -
FIGS. 3A through 3E illustrate anexemplary process 300 for forming acarrier wafer sub-assembly 301, in accordance with embodiments of the present invention. Exemplary processes for joining of the light emittingdiode sub-assembly 201 with thecarrier wafer sub-assembly 301 will be further described below. - As illustrated in
FIG. 3A , ametal layer 315 is deposited on an insulated substrate, in accordance with embodiments of the present invention. The illustrated deposition may be via any suitable process and materials. The insulated substrate may comprise, for example, a stack of silicon (Si) 310 and aninsulator 312, e.g., silicon dioxide (Si02). The silicon dioxide may be thermally grown, in some embodiments. The stack of materials may also comprise ceramic, glass, tungsten, molybdenum, invar, aluminum, nickel, steel, brass and/or copper in some embodiments. The substrate should have a high thermal conductivity. For example, the substrate thermal conductivity should be greater than about 10 W/mK. Thesubstrate 310 may be greater than about 100 gm thick andinsulator 312 may be about 500 nm thick, in some embodiments. Aconducting layer 315, e.g., about 1 ium thick, is deposited on top of the insulatinglayer 312.Layer 315 should be suitable for patterning, and may comprise, for example, aluminum (Al), copper (Cu), nickel (Ni), gold (Au) and the like. - As illustrated in
FIG. 3B , portions ofmetal layer 315 are etched to form a circuit pattern, in accordance with embodiments of the present invention. The illustrated etching may be via any suitable process and materials, including, for example, photolithographic processes. -
FIG. 3C illustrates deposition of an insulatinglayer 316 onto the top surface of patternedmetal layer 315, in accordance with embodiments of the present invention. The illustrated deposition may be via any suitable process and materials. For example, insulatinglayer 316 may comprise silicon dioxide (Si02), silicon nitride (Si3N4), benzo-cyclo-butene (BCB), spin-on glass, ceramic tungsten and the like. Insulatinglayer 316 may be about 500 nm thick, in some embodiments. - As illustrated in
FIG. 3D , vias are opened in insulatinglayer 316, in accordance with embodiments of the present invention. The illustrated opening may be via any suitable process and materials. For example, after photolithography masking, the insulating material may be selectively etched using wet and/or dry etching. -
FIG. 3E illustrates formation of lowermetal bonding pads 320, in accordance with embodiments of the present invention. The illustrated forming may be via any suitable process and materials. For example, a seed layer of about 100 nm of nickel (Ni) is deposited. It is appreciated that a mask is not required. Next, spin coating may be used to apply a negative tone mask of photoresist, e.g., of at least 10 gm in thickness. Photolithography is used to define the bonding pads. The lowermetal bonding pads 320, comprising, for example, 8 gm of copper (Cu), 255 nm of nickel (Ni), 20 gm of tin (Sn) and 10 nm of gold (Au), may be electroplated. The seed layer may be subsequently etched off by dipping in nitric acid (HNO3). Accordingly, asecond sub-assembly 301 is formed. -
FIGS. 3F through 3H illustrate an exemplaryalternative process 330 for forming acarrier wafer sub-assembly 302, in accordance with embodiments of the present invention. Exemplary processes for joining of the light emittingdiode sub-assembly 201 with thecarrier wafer sub-assembly 302 will be further described below. - In
FIG. 3F , asubstrate 310 is etched to form vias through the entire thickness of the substrate wafer. Any suitable process may be used, for example, deep reactive ion etching (RIE). Is appreciated that the illustrated via holes are depicted in cross section, and do not result in separate pieces of substrate. InFIG. 3G , the sidewall of the via holes is passivated with insulatinglayer 336. Any suitable materials and processes may be utilized, for example, the passivating material may be silicon dioxide (Si02), deposited by either thermal growth, plasma-enhanced chemical vapor deposition (PECVD) or low-pressure chemical vapor deposition (LPCVD) processes. -
FIG. 3H illustrates filling of the vias, in accordance with embodiments of the present invention. A metal seed layer, for example, Ti/Cu, Ta/Cu, W/Cu and/or TiW/Cu, is blanket deposited, followed by photolithography patterning to expose the through-substrate-vias. Then an electroplating process is applied to the wafer, in order to fill the through-substrate-vias 338 with Cu and Sn (after the full thickness is filled up with Cu). Then the seed layer out of the through-substrate-vias is removed by wet etching, formingwafer subassembly 302. - In accordance with embodiments of the present invention, the
substrate wafer 310 can also be etched deeply, leaving a thin layer of substrate material remaining, and this thin layer can be finally polished off after other process operations are complete, e.g., after seed layer removal. -
FIG. 3I illustrates analternative embodiment 340 of acarrier wafer subassembly 303, in accordance with embodiments of the present invention. InFIG. 3I , insulator 312 a,metal 315 a andinsulator 316 a are modified from theforms FIG. 3E ) to allow some instances of filledvias 320 b to make contact with aconductive substrate 310 a.Conductive substrate 310 a may comprise any suitable material, for example a metal or alloy, and may server multiple functions, including, for example, the functions of a mechanical substrate, one electrode of an LED assembly, and as a heat sink. -
FIG. 3J illustrates analternative embodiment 350 of acarrier wafer subassembly 304, in accordance with the present invention. In contrast to wafer subassembly 301 (FIG. 3E ), wafer subassembly lacksinsulator 312 deposited onsubstrate 310 a. Rather, patternedmetal 315 b is deposited directly ontosubstrate 310 a, via any suitable process. An additionalpatterned metal 318 is deposited ontoinsulator 316 b. Some filledmetal vias 320 c contact patternedmetal 318 while some filledmetal vias 320 c contact patternedmetal 315 b. -
FIGS. 4A through 4D illustrate anexemplary process 400 for joining light emittingdiode sub-assembly 201 to carrier wafer sub-assembly 301 (or 302, 303, 304), in accordance with embodiments of the present invention. -
FIG. 4A illustrates the joining ofsub-assembly 201 withsub-assembly 301, in accordance with embodiments of the present invention. The light emittingdiode sub-assembly 201 is inverted. The joining may be via any suitable process and materials. For example, a thermo compression wafer bonding process may be utilized. In accordance with embodiments of the present invention, the back side ofsubstrate 292 may be polished on the back side, e.g., the top as illustrated inFIG. 4A , which may improve transparency and aid alignment of the twosub-assemblies substrate 292. - As illustrated in
FIG. 4B , thesubstrate 292 ofsub-assembly 201 is removed, in accordance with embodiments of the present invention. The removal may be via any suitable process and materials. For example, thesubstrate 292 may be removed by a laser lift off process, or may be polished off, e.g., via chemical mechanical polishing, or lapping. -
FIG. 4C illustrates etching of the top, in the view ofFIG. 4C , surface of the light emitting diode, e.g., layer 294 (FIG. 2A ). The etching may be via any suitable process and materials, and may remove, for example, about 1.65 gm of material. In addition, the top surface of the light emitting diode, e.g., layer 294 (FIG. 2A ), may be roughened, in accordance with embodiments of the present invention. The roughening may enhance light output, and may be accomplished via any suitable process. -
FIG. 4D illustrates a deposition ofoptional layer 470 of transparent conductive material, e.g., indium tin oxide (ITO). The deposition may be via any suitable process and materials. For example, 250 nm of ITO may be sputtered and then annealed in a nitrogen (N2) atmosphere for about four hours at about 180° C. A shadow mask is generally needed before depositing theITO 470. The mask may be the same as or similar to a mask utilized in defining an array area, as illustrated inFIG. 2A . -
FIG. 4D further illustrates the formation of alayer 480 forming a lens or encapsulant.Layer 480 may be transparent, and may be designed to optically enhance light emission and/or directionality, of a light emitting diode.Layer 480 may also comprise a phosphor layer, e.g., for producing light responsive to receiving light energy from a light emitting diode. - It is appreciated that the processes described above may take place at a wafer level. For example, substrate 292 (
FIG. 2A ) may comprise a “2-inch” sapphire wafer. Accordingly, the resulting light emitting diode with vias may have on the order of three square inches of light emitting diode surface. The structures disclosed herein may advantageously provide sufficient thermal conduction to extract heat from such a large device. - In addition, in accordance with embodiments of the present invention, the wafer may be singulated, e.g., cut between vias and contact structures, into smaller-area light emitting diodes.
- In accordance with embodiments of the present invention, the high efficiency light emitting diode with vias may be coupled to a heat sink, e.g., on the bottom of
substrate 310. -
FIG. 5 illustrates a perspective sectional view of a high efficiency light emitting diode (LED) withvias 500, in accordance with embodiments of the present invention.Light emitting diode 500 may generally correspond to light emittingdiode 100 ofFIG. 1A .Light emitting diode 500 comprises a stack of light emitting materials 540. Materials stack 540 may generally correspond to LED stack 190 (FIG. 1A ), e.g., layers 294-298 ofFIG. 2A . - With reference to the top view in
FIG. 5 ,light emitting diode 500 comprises atransparent contact 510 on its top.Transparent contact 510 may generally correspond totransparent layer 170 ofFIG. 1A .Light emitting diode 500 comprises a plurality of filledvias 520.Filled vias 520 may conduct electricity to the n-type material of the light emitting diode 540. Filled vias 520 generally correspond to filledvias 140 ofFIG. 1A . Thevias 520 should represent less than 10% of the top surface area oflight emitting diode 500. Thevias 520 should be spaced no more than about 200 gm apart. - With reference to the bottom view in
FIG. 5 ,light emitting diode 500 comprises a plurality ofcontacts 530.Contacts 530 may conduct electricity to the p-type material of the light emitting diode 540.Contacts 530 may generally correspond tocontacts 155 ofFIG. 1A . -
FIG. 6 illustrates an example of an application of a high efficiency light emitting diode with vias, e.g., a high efficiency light emitting diode withvias 100, in accordance with embodiments of the present invention.Light appliance 600 is well suited to a variety of lighting applications, including domestic, industrial and landscape lighting.Light appliance 600 is also well suited to stage or theatrical lighting.Light appliance 600 comprises abase 610. As illustrated,base 610 is an Edison type base. It is appreciated that embodiments in accordance with the present invention are well suited to other types of bases, including, for example, GU, bayonet, bipin, wedge, stage pin or other types of bases. -
Light appliance 600 additionally comprises abody portion 620 that houses power conditioning electronics (not shown) that convert 110 V AC input electrical power (or 220 V AC, or other selected input electrical power) to electrical power suitable for driving a plurality of light emitting diode devices 640.Body portion 620 may also comprise, or couple to, optional heat sink features (not shown). -
Light appliance 600 may additionally compriseoptional optics 630.Optics 630 comprise diffusers and/or lenses for focusing and/or diffusing light from the plurality of light emitting diode devices 640 into a desired pattern. -
Light appliance 600 comprises a plurality of high efficiency light emitting diode with vias devices. Individual instances of plurality of high efficiency light emitting diode with vias devices may correspond to assemblies previously described herein. Forexample light appliance 600 may include one or more instances of a high efficiency light emitting diode withvias 100. Each instance of a high efficiency light emitting diode withvias 100 may comprise one or more light emitting diodes. It is appreciated that not all high efficiency light emitting diode withvias 100 need be identical, and that not all light emitting diodes in a single instance of high efficiency light emitting diode withvias 100 need be identical. - It is to be further appreciated that
appliance 600 may comprise a plurality of individual, different, LED devices. For example, one instance of an electronic device may be a blue light emitting diode comprising a sapphire substrate. Another instance of an electronic device may be a green light emitting diode comprising a gallium phosphide (GaP) substrate. Another instance of an electronic device may be a red light emitting diode comprising a gallium arsenide (GaAs) substrate. The three instances of electronic devices may be arranged such that the light from such three colors may be combined to produce a variety of spectral colors. For example, a plurality of light emitting diode devices may operate in combination to produce a “white” light output. - In accordance with embodiments of the present invention,
device 600 may include additional electronics associated with the LED devices. In one exemplary embodiment, such additional electronics may comprise circuits to implement a white balance among tri-color LEDs. - Embodiments in accordance with the present invention provide systems and methods for high performance light emitting diodes with vias. In addition, embodiments in accordance with the present invention provide systems and methods for high performance light emitting diodes with vias that enable wafer level packaging, improved thermal conduction and electrical field distribution, and further enable electrical contacts on opposite sides. Further, embodiments in accordance with the present invention provide systems and methods for high performance light emitting diodes with vias that are compatible and complementary with existing systems and methods of integrated circuit design, manufacturing and test.
- Various embodiments of the invention are thus described. While the present invention has been described in particular embodiments, it should be appreciated that the invention should not be construed as limited by such embodiments, but rather construed according to the below claims.
Claims (20)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/466,993 US20150295151A1 (en) | 2012-07-06 | 2014-08-23 | High performance light emitting diode with vias |
US15/430,428 US20200035886A1 (en) | 2012-07-06 | 2017-02-10 | High performance light emitting diode with vias |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/543,697 US8664681B2 (en) | 2012-07-06 | 2012-07-06 | Parallel plate slot emission array |
US13/732,275 US8816383B2 (en) | 2012-07-06 | 2012-12-31 | High performance light emitting diode with vias |
US14/466,993 US20150295151A1 (en) | 2012-07-06 | 2014-08-23 | High performance light emitting diode with vias |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/732,275 Continuation US8816383B2 (en) | 2012-07-06 | 2012-12-31 | High performance light emitting diode with vias |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/430,428 Division US20200035886A1 (en) | 2012-07-06 | 2017-02-10 | High performance light emitting diode with vias |
Publications (1)
Publication Number | Publication Date |
---|---|
US20150295151A1 true US20150295151A1 (en) | 2015-10-15 |
Family
ID=49913175
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/732,275 Active US8816383B2 (en) | 2012-07-06 | 2012-12-31 | High performance light emitting diode with vias |
US14/466,993 Abandoned US20150295151A1 (en) | 2012-07-06 | 2014-08-23 | High performance light emitting diode with vias |
US15/430,428 Abandoned US20200035886A1 (en) | 2012-07-06 | 2017-02-10 | High performance light emitting diode with vias |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/732,275 Active US8816383B2 (en) | 2012-07-06 | 2012-12-31 | High performance light emitting diode with vias |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/430,428 Abandoned US20200035886A1 (en) | 2012-07-06 | 2017-02-10 | High performance light emitting diode with vias |
Country Status (1)
Country | Link |
---|---|
US (3) | US8816383B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20200035886A1 (en) * | 2012-07-06 | 2020-01-30 | Invensas Corporation | High performance light emitting diode with vias |
Families Citing this family (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101504331B1 (en) * | 2013-03-04 | 2015-03-19 | 삼성전자주식회사 | Light emitting device package and package substrate |
JP2015005626A (en) * | 2013-06-21 | 2015-01-08 | ピーエスフォー ルクスコ エスエイアールエルPS4 Luxco S.a.r.l. | Semiconductor device |
DE102014101896A1 (en) | 2014-02-14 | 2015-08-20 | Osram Opto Semiconductors Gmbh | Method for producing an optoelectronic semiconductor component and optoelectronic semiconductor component |
DE102014105999A1 (en) * | 2014-04-29 | 2015-10-29 | Osram Opto Semiconductors Gmbh | Optoelectronic semiconductor chip and method for producing an optoelectronic semiconductor chip |
TWI575785B (en) * | 2014-10-30 | 2017-03-21 | 新世紀光電股份有限公司 | Light emitting device |
JP6545981B2 (en) * | 2015-03-12 | 2019-07-17 | アルパッド株式会社 | Semiconductor light emitting device |
DE102015108532A1 (en) | 2015-05-29 | 2016-12-01 | Osram Opto Semiconductors Gmbh | Display device with a plurality of separately operable pixels |
FR3042913B1 (en) * | 2015-10-22 | 2019-07-12 | Commissariat A L'energie Atomique Et Aux Energies Alternatives | MICROELECTRONIC DIODE WITH OPTIMIZED ACTIVE SURFACE |
DE102015119353B4 (en) * | 2015-11-10 | 2024-01-25 | OSRAM Opto Semiconductors Gesellschaft mit beschränkter Haftung | Optoelectronic semiconductor component and method for producing an optoelectronic semiconductor component |
DE102016123013A1 (en) * | 2016-11-29 | 2018-05-30 | Osram Opto Semiconductors Gmbh | Display device with a plurality of separately operable pixels |
FR3091027B1 (en) * | 2018-12-21 | 2022-11-18 | Aledia | Optoelectronic device |
CN114846630A (en) * | 2019-11-18 | 2022-08-02 | 艾维森纳科技有限公司 | High speed and multi-contact light emitting diode for data communication |
WO2021231772A1 (en) | 2020-05-15 | 2021-11-18 | Lumileds Llc | Light-emitting device with configurable spatial distribution of emission intensity |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050194605A1 (en) * | 2004-03-05 | 2005-09-08 | Shelton Bryan S. | Flip-chip light emitting diode device without sub-mount |
US7274040B2 (en) * | 2004-10-06 | 2007-09-25 | Philips Lumileds Lighting Company, Llc | Contact and omnidirectional reflective mirror for flip chipped light emitting devices |
US20100012963A1 (en) * | 2008-07-21 | 2010-01-21 | Mutual-Pak Technology Co., Ltd. | Light emitting diode and method of the same |
US20120086026A1 (en) * | 2008-02-29 | 2012-04-12 | Karl Engl | Optoelectronic Semiconductor Body and Method for the Production Thereof |
US20130187192A1 (en) * | 2010-06-28 | 2013-07-25 | Osram Opto Semiconductors Gmbh | Optoelectronic Component and Method for the Production Thereof |
US8716724B2 (en) * | 2008-12-23 | 2014-05-06 | Osram Opto Semiconductors Gmbh | Optoelectronic projection device |
US8816383B2 (en) * | 2012-07-06 | 2014-08-26 | Invensas Corporation | High performance light emitting diode with vias |
Family Cites Families (65)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE10016714C2 (en) | 2000-04-04 | 2003-03-27 | Vishay Semiconductor Gmbh | Radiation-emitting device |
JP2002344011A (en) * | 2001-05-15 | 2002-11-29 | Sony Corp | Display element and display unit using the same |
DE10254909B4 (en) * | 2002-11-25 | 2004-10-07 | Infineon Technologies Ag | Tunable semiconductor laser and manufacturing process |
JP4572312B2 (en) * | 2004-02-23 | 2010-11-04 | スタンレー電気株式会社 | LED and manufacturing method thereof |
US7095108B2 (en) * | 2004-05-05 | 2006-08-22 | Intel Corporation | Array capacitors in interposers, and methods of using same |
US7221044B2 (en) * | 2005-01-21 | 2007-05-22 | Ac Led Lighting, L.L.C. | Heterogeneous integrated high voltage DC/AC light emitter |
US7579204B2 (en) * | 2005-01-26 | 2009-08-25 | Sony Corporation | Method of production of semiconductor light emission device and method of production of light emission apparatus |
TWI244228B (en) * | 2005-02-03 | 2005-11-21 | United Epitaxy Co Ltd | Light emitting device and manufacture method thereof |
US7474681B2 (en) * | 2005-05-13 | 2009-01-06 | Industrial Technology Research Institute | Alternating current light-emitting device |
US7736945B2 (en) * | 2005-06-09 | 2010-06-15 | Philips Lumileds Lighting Company, Llc | LED assembly having maximum metal support for laser lift-off of growth substrate |
JP5055717B2 (en) * | 2005-06-20 | 2012-10-24 | 富士ゼロックス株式会社 | Surface emitting semiconductor laser |
US8476648B2 (en) * | 2005-06-22 | 2013-07-02 | Seoul Opto Device Co., Ltd. | Light emitting device and method of manufacturing the same |
KR100634307B1 (en) * | 2005-08-10 | 2006-10-16 | 서울옵토디바이스주식회사 | Light-emitting device and method of manufacturing the same |
WO2008031280A1 (en) * | 2006-09-13 | 2008-03-20 | Helio Optoelectronics Corporation | Light emitting diode structure |
KR101506356B1 (en) * | 2007-01-22 | 2015-03-26 | 크리, 인코포레이티드 | Illumination devices using externally interconnected arrays of light emitting devices, and methods of febricating same |
KR20110110867A (en) * | 2007-03-13 | 2011-10-07 | 서울옵토디바이스주식회사 | Ac light emitting diode |
US10161615B2 (en) * | 2007-05-31 | 2018-12-25 | Nthdegree Technologies Worldwide Inc | Apparatus with forward and reverse-biased light emitting diodes coupled in parallel |
US8368100B2 (en) * | 2007-11-14 | 2013-02-05 | Cree, Inc. | Semiconductor light emitting diodes having reflective structures and methods of fabricating same |
US8067777B2 (en) | 2008-05-12 | 2011-11-29 | Occam Portfolio Llc | Light emitting diode package assembly |
US8431950B2 (en) * | 2008-05-23 | 2013-04-30 | Chia-Lun Tsai | Light emitting device package structure and fabricating method thereof |
DE102008030815A1 (en) * | 2008-06-30 | 2009-12-31 | Osram Opto Semiconductors Gmbh | Method for producing a plurality of optoelectronic components |
JP5367323B2 (en) * | 2008-07-23 | 2013-12-11 | ラピスセミコンダクタ株式会社 | Semiconductor device and manufacturing method of semiconductor device |
US8035198B2 (en) * | 2008-08-08 | 2011-10-11 | International Business Machines Corporation | Through wafer via and method of making same |
US8716723B2 (en) | 2008-08-18 | 2014-05-06 | Tsmc Solid State Lighting Ltd. | Reflective layer between light-emitting diodes |
US7939839B2 (en) * | 2008-09-11 | 2011-05-10 | Bridgelux, Inc. | Series connected segmented LED |
JP5123269B2 (en) * | 2008-09-30 | 2013-01-23 | ソウル オプト デバイス カンパニー リミテッド | Light emitting device and manufacturing method thereof |
JP2010135391A (en) * | 2008-12-02 | 2010-06-17 | Seiko Epson Corp | Semiconductor device and method for manufacturing the same |
US7858441B2 (en) * | 2008-12-08 | 2010-12-28 | Stats Chippac, Ltd. | Semiconductor package with semiconductor core structure and method of forming same |
US9064936B2 (en) * | 2008-12-12 | 2015-06-23 | Stats Chippac, Ltd. | Semiconductor device and method of forming a vertical interconnect structure for 3-D FO-WLCSP |
KR101533817B1 (en) * | 2008-12-31 | 2015-07-09 | 서울바이오시스 주식회사 | Light emitting device having plurality of non-polar light emitting cells and method of fabricating the same |
KR101558241B1 (en) * | 2009-03-30 | 2015-10-07 | 삼성전자 주식회사 | Fabricating method of light emitting device |
CN102449374B (en) * | 2009-05-28 | 2016-05-11 | 皇家飞利浦电子股份有限公司 | Ceramic illumination device |
JP5336594B2 (en) * | 2009-06-15 | 2013-11-06 | パナソニック株式会社 | Semiconductor light emitting device, light emitting module, and lighting device |
KR20110008550A (en) | 2009-07-20 | 2011-01-27 | 삼성전자주식회사 | Light emitting element and fabricating method thereof |
JP5152133B2 (en) | 2009-09-18 | 2013-02-27 | 豊田合成株式会社 | Light emitting element |
WO2011045968A1 (en) * | 2009-10-15 | 2011-04-21 | 浜松ホトニクス株式会社 | Led light source device |
US9435493B2 (en) * | 2009-10-27 | 2016-09-06 | Cree, Inc. | Hybrid reflector system for lighting device |
US8642363B2 (en) * | 2009-12-09 | 2014-02-04 | Nano And Advanced Materials Institute Limited | Monolithic full-color LED micro-display on an active matrix panel manufactured using flip-chip technology |
WO2011071559A1 (en) * | 2009-12-09 | 2011-06-16 | Nano And Advanced Materials Institute Limited | Method for manufacturing a monolithic led micro-display on an active matrix panel using flip-chip technology and display apparatus having the monolithic led micro-display |
KR20110077707A (en) * | 2009-12-30 | 2011-07-07 | 엘지디스플레이 주식회사 | Vertical light emitting diode and manufacturing method of the same |
US8658513B2 (en) * | 2010-05-04 | 2014-02-25 | Varian Semiconductor Equipment Associates, Inc. | Isolation by implantation in LED array manufacturing |
JP5356312B2 (en) * | 2010-05-24 | 2013-12-04 | 株式会社東芝 | Semiconductor light emitting device |
US8622524B2 (en) * | 2010-05-27 | 2014-01-07 | Funai Electric Co., Ltd. | Laminate constructs for micro-fluid ejection devices |
DE102010027679A1 (en) * | 2010-07-20 | 2012-01-26 | Osram Opto Semiconductors Gmbh | Optoelectronic component |
CN101937960B (en) * | 2010-08-20 | 2012-08-22 | 厦门市三安光电科技有限公司 | AlGaInP light-emitting diode in vertical structure and manufacturing method thereof |
KR101142965B1 (en) | 2010-09-24 | 2012-05-08 | 서울반도체 주식회사 | Wafer-level light emitting diode package and method of fabricating the same |
US9070851B2 (en) * | 2010-09-24 | 2015-06-30 | Seoul Semiconductor Co., Ltd. | Wafer-level light emitting diode package and method of fabricating the same |
TWM403609U (en) * | 2010-12-02 | 2011-05-11 | Nexgen Mediatech Inc | Illumination device and lamp housing having both heat-dissipation and light source diffusion functions |
KR101154320B1 (en) * | 2010-12-20 | 2012-06-13 | 엘지이노텍 주식회사 | Light emitting device, light emitting device package, and lighting device with the same |
JP5777879B2 (en) | 2010-12-27 | 2015-09-09 | ローム株式会社 | Light emitting device, light emitting device unit, and light emitting device package |
US20120286297A1 (en) * | 2011-05-09 | 2012-11-15 | Taiwan Micropaq Corporation | Led package structure and module thereof |
RU2597071C2 (en) * | 2011-05-24 | 2016-09-10 | Конинклейке Филипс Н.В. | METAL FILLER, SEPARATING p- AND n-TYPE LAYERS, FOR LIGHT-EMITTING DIODES MOUNTED BY FLIP-CHIP METHOD |
US8860059B2 (en) * | 2011-06-20 | 2014-10-14 | Xiamen Sanan Optoelectronics Technology Co., Ltd. | Light emitting devices, systems, and methods of manufacturing |
US8604491B2 (en) * | 2011-07-21 | 2013-12-10 | Tsmc Solid State Lighting Ltd. | Wafer level photonic device die structure and method of making the same |
TWI436458B (en) * | 2011-07-29 | 2014-05-01 | Hon Hai Prec Ind Co Ltd | Wafer level package structure and method for manufacturing the same |
EP2562814B1 (en) * | 2011-08-22 | 2020-08-19 | LG Innotek Co., Ltd. | Light emitting device and light emitting device package |
KR101902392B1 (en) * | 2011-10-26 | 2018-10-01 | 엘지이노텍 주식회사 | Light emitting device |
TWI451178B (en) * | 2011-11-07 | 2014-09-01 | Hannstar Display Corp | Array substrate, liquid crystal display for the same and manufacturing method thereof |
JP6214132B2 (en) * | 2012-02-29 | 2017-10-18 | キヤノン株式会社 | Photoelectric conversion device, imaging system, and method of manufacturing photoelectric conversion device |
US9099519B2 (en) * | 2012-05-23 | 2015-08-04 | Great Wall Semiconductor Corporation | Semiconductor device and method of forming junction enhanced trench power MOSFET |
FR2992465B1 (en) * | 2012-06-22 | 2015-03-20 | Soitec Silicon On Insulator | METHOD FOR THE COLLECTIVE PRODUCTION OF LEDS AND STRUCTURE FOR THE COLLECTIVE MANUFACTURE OF LEDS |
US8664681B2 (en) * | 2012-07-06 | 2014-03-04 | Invensas Corporation | Parallel plate slot emission array |
EP2991106A1 (en) * | 2013-04-24 | 2016-03-02 | Fuji Electric Co., Ltd. | Power semiconductor module and method for manufacturing same, and power converter |
FR3023061B1 (en) * | 2014-06-27 | 2017-12-15 | Commissariat Energie Atomique | MESA STRUCTURE DIODE WITH SUBSTANTIALLY PLANE CONTACT SURFACE |
WO2017006661A1 (en) * | 2015-07-09 | 2017-01-12 | 株式会社東芝 | Ceramic metal circuit board and semiconductor device using same |
-
2012
- 2012-12-31 US US13/732,275 patent/US8816383B2/en active Active
-
2014
- 2014-08-23 US US14/466,993 patent/US20150295151A1/en not_active Abandoned
-
2017
- 2017-02-10 US US15/430,428 patent/US20200035886A1/en not_active Abandoned
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050194605A1 (en) * | 2004-03-05 | 2005-09-08 | Shelton Bryan S. | Flip-chip light emitting diode device without sub-mount |
US7274040B2 (en) * | 2004-10-06 | 2007-09-25 | Philips Lumileds Lighting Company, Llc | Contact and omnidirectional reflective mirror for flip chipped light emitting devices |
US20120086026A1 (en) * | 2008-02-29 | 2012-04-12 | Karl Engl | Optoelectronic Semiconductor Body and Method for the Production Thereof |
US20100012963A1 (en) * | 2008-07-21 | 2010-01-21 | Mutual-Pak Technology Co., Ltd. | Light emitting diode and method of the same |
US8716724B2 (en) * | 2008-12-23 | 2014-05-06 | Osram Opto Semiconductors Gmbh | Optoelectronic projection device |
US20130187192A1 (en) * | 2010-06-28 | 2013-07-25 | Osram Opto Semiconductors Gmbh | Optoelectronic Component and Method for the Production Thereof |
US8816383B2 (en) * | 2012-07-06 | 2014-08-26 | Invensas Corporation | High performance light emitting diode with vias |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20200035886A1 (en) * | 2012-07-06 | 2020-01-30 | Invensas Corporation | High performance light emitting diode with vias |
Also Published As
Publication number | Publication date |
---|---|
US8816383B2 (en) | 2014-08-26 |
US20140014894A1 (en) | 2014-01-16 |
US20200035886A1 (en) | 2020-01-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8816383B2 (en) | High performance light emitting diode with vias | |
US11784294B2 (en) | Vertical solid-state transducers having backside terminals and associated systems and methods | |
US8598617B2 (en) | Methods of fabricating light emitting diode packages | |
US10008652B2 (en) | Light emitting diode device with reconstituted LED components on substrate | |
US9224932B2 (en) | Wafer level photonic device die structure and method of making the same | |
US8653542B2 (en) | Micro-interconnects for light-emitting diodes | |
WO2014105403A1 (en) | High performance light emitting diode | |
CN102130285B (en) | Light emitting diode and manufacturing method thereof | |
US20160247973A1 (en) | Method of light emitting diode sidewall passivation | |
TW201143141A (en) | Semiconductor light emitting device | |
KR20120092489A (en) | Light emitting diode emitter substrate with highly reflective metal bonding | |
KR20100094246A (en) | Light emitting device package and method for fabricating the same | |
CN110085620B (en) | Micro-array integrated LED chip and preparation method thereof | |
TW201547053A (en) | Method of forming a light-emitting device | |
Jeung et al. | Silicon-based, multi-chip LED package | |
CN102130252B (en) | Light emitting diode and manufacturing method thereof | |
CN101980391A (en) | Light-emitting diode and manufacturing method thereof | |
TW201318236A (en) | GaN LEDs with improved area and method for making the same | |
CN109728137A (en) | The method and light emitting diode (LED) chip with vertical structure of LED substrate transfer | |
CN106299073B (en) | LED wafer and forming method thereof | |
CN102064253A (en) | Light-emitting diode and manufacture method thereof | |
US8519409B2 (en) | Light emitting diode components integrated with thermoelectric devices | |
TWI467808B (en) | Light emitting device, method of manufacturing the same and light emitting apparatus | |
CN109461753A (en) | It is a kind of to inject upside-down mounting micron LED chip and preparation method thereof greatly | |
TW201003984A (en) | Light emitting diode having multiply stacked structure |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INVENSAS CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:WANG, LIANG;MOHAMMED, ILYAS;SIGNING DATES FROM 20140819 TO 20140904;REEL/FRAME:033822/0883 |
|
AS | Assignment |
Owner name: ROYAL BANK OF CANADA, AS COLLATERAL AGENT, CANADA Free format text: SECURITY INTEREST;ASSIGNORS:INVENSAS CORPORATION;TESSERA, INC.;TESSERA ADVANCED TECHNOLOGIES, INC.;AND OTHERS;REEL/FRAME:040797/0001 Effective date: 20161201 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: INVENSAS BONDING TECHNOLOGIES, INC. (F/K/A ZIPTRONIX, INC.), CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:ROYAL BANK OF CANADA;REEL/FRAME:052920/0001 Effective date: 20200601 Owner name: DTS, INC., CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:ROYAL BANK OF CANADA;REEL/FRAME:052920/0001 Effective date: 20200601 Owner name: FOTONATION CORPORATION (F/K/A DIGITALOPTICS CORPORATION AND F/K/A DIGITALOPTICS CORPORATION MEMS), CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:ROYAL BANK OF CANADA;REEL/FRAME:052920/0001 Effective date: 20200601 Owner name: DTS LLC, CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:ROYAL BANK OF CANADA;REEL/FRAME:052920/0001 Effective date: 20200601 Owner name: IBIQUITY DIGITAL CORPORATION, MARYLAND Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:ROYAL BANK OF CANADA;REEL/FRAME:052920/0001 Effective date: 20200601 Owner name: INVENSAS CORPORATION, CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:ROYAL BANK OF CANADA;REEL/FRAME:052920/0001 Effective date: 20200601 Owner name: TESSERA ADVANCED TECHNOLOGIES, INC, CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:ROYAL BANK OF CANADA;REEL/FRAME:052920/0001 Effective date: 20200601 Owner name: PHORUS, INC., CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:ROYAL BANK OF CANADA;REEL/FRAME:052920/0001 Effective date: 20200601 Owner name: TESSERA, INC., CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:ROYAL BANK OF CANADA;REEL/FRAME:052920/0001 Effective date: 20200601 |