US20150102365A1 - Nanostructure semiconductor light emitting device - Google Patents
Nanostructure semiconductor light emitting device Download PDFInfo
- Publication number
- US20150102365A1 US20150102365A1 US14/338,174 US201414338174A US2015102365A1 US 20150102365 A1 US20150102365 A1 US 20150102365A1 US 201414338174 A US201414338174 A US 201414338174A US 2015102365 A1 US2015102365 A1 US 2015102365A1
- Authority
- US
- United States
- Prior art keywords
- light emitting
- layer
- nanocores
- nanostructure
- conductivity
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000002086 nanomaterial Substances 0.000 title claims abstract description 191
- 239000004065 semiconductor Substances 0.000 title claims abstract description 171
- 239000013078 crystal Substances 0.000 claims description 104
- 150000004767 nitrides Chemical class 0.000 claims description 26
- 239000010410 layer Substances 0.000 description 365
- 238000000034 method Methods 0.000 description 114
- 230000008569 process Effects 0.000 description 107
- 239000000463 material Substances 0.000 description 73
- 238000005530 etching Methods 0.000 description 52
- 239000011241 protective layer Substances 0.000 description 37
- 239000000758 substrate Substances 0.000 description 33
- 229910052709 silver Inorganic materials 0.000 description 20
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 19
- 238000002161 passivation Methods 0.000 description 17
- 229910052782 aluminium Inorganic materials 0.000 description 14
- 238000010438 heat treatment Methods 0.000 description 13
- 229910052681 coesite Inorganic materials 0.000 description 11
- 229910052906 cristobalite Inorganic materials 0.000 description 11
- 238000004519 manufacturing process Methods 0.000 description 11
- 239000000377 silicon dioxide Substances 0.000 description 11
- 229910052682 stishovite Inorganic materials 0.000 description 11
- 229910052905 tridymite Inorganic materials 0.000 description 11
- 229910052759 nickel Inorganic materials 0.000 description 10
- 229910052697 platinum Inorganic materials 0.000 description 10
- 230000000903 blocking effect Effects 0.000 description 9
- 229910052741 iridium Inorganic materials 0.000 description 9
- 229910052763 palladium Inorganic materials 0.000 description 9
- 229910052725 zinc Inorganic materials 0.000 description 9
- 239000011810 insulating material Substances 0.000 description 8
- 239000000203 mixture Substances 0.000 description 8
- 230000003287 optical effect Effects 0.000 description 8
- 229910015844 BCl3 Inorganic materials 0.000 description 7
- 238000001312 dry etching Methods 0.000 description 7
- 238000000605 extraction Methods 0.000 description 7
- 229910052737 gold Inorganic materials 0.000 description 7
- 229910052710 silicon Inorganic materials 0.000 description 7
- FAQYAMRNWDIXMY-UHFFFAOYSA-N trichloroborane Chemical compound ClB(Cl)Cl FAQYAMRNWDIXMY-UHFFFAOYSA-N 0.000 description 7
- 238000001039 wet etching Methods 0.000 description 7
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 6
- 239000005380 borophosphosilicate glass Substances 0.000 description 6
- 239000010703 silicon Substances 0.000 description 6
- 229910004205 SiNX Inorganic materials 0.000 description 5
- 230000007547 defect Effects 0.000 description 5
- 229910052738 indium Inorganic materials 0.000 description 5
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 5
- 229910052594 sapphire Inorganic materials 0.000 description 5
- 239000010980 sapphire Substances 0.000 description 5
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 5
- 229910010271 silicon carbide Inorganic materials 0.000 description 5
- 230000015572 biosynthetic process Effects 0.000 description 4
- 239000011521 glass Substances 0.000 description 4
- 229910052751 metal Inorganic materials 0.000 description 4
- 239000002184 metal Substances 0.000 description 4
- 230000003647 oxidation Effects 0.000 description 4
- 238000007254 oxidation reaction Methods 0.000 description 4
- 238000001020 plasma etching Methods 0.000 description 4
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 3
- 229910002601 GaN Inorganic materials 0.000 description 3
- 229910010092 LiAlO2 Inorganic materials 0.000 description 3
- 229910010936 LiGaO2 Inorganic materials 0.000 description 3
- 229910026161 MgAl2O4 Inorganic materials 0.000 description 3
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 3
- 230000004888 barrier function Effects 0.000 description 3
- 230000008901 benefit Effects 0.000 description 3
- 238000005229 chemical vapour deposition Methods 0.000 description 3
- 239000011258 core-shell material Substances 0.000 description 3
- 239000007772 electrode material Substances 0.000 description 3
- 239000012535 impurity Substances 0.000 description 3
- AMGQUBHHOARCQH-UHFFFAOYSA-N indium;oxotin Chemical compound [In].[Sn]=O AMGQUBHHOARCQH-UHFFFAOYSA-N 0.000 description 3
- CPLXHLVBOLITMK-UHFFFAOYSA-N magnesium oxide Inorganic materials [Mg]=O CPLXHLVBOLITMK-UHFFFAOYSA-N 0.000 description 3
- 229910003465 moissanite Inorganic materials 0.000 description 3
- 230000009467 reduction Effects 0.000 description 3
- 229910000077 silane Inorganic materials 0.000 description 3
- 229910052596 spinel Inorganic materials 0.000 description 3
- 229910002704 AlGaN Inorganic materials 0.000 description 2
- 230000003247 decreasing effect Effects 0.000 description 2
- 238000000151 deposition Methods 0.000 description 2
- 230000002542 deteriorative effect Effects 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000009713 electroplating Methods 0.000 description 2
- 238000002474 experimental method Methods 0.000 description 2
- 229910000040 hydrogen fluoride Inorganic materials 0.000 description 2
- 238000001451 molecular beam epitaxy Methods 0.000 description 2
- 230000010287 polarization Effects 0.000 description 2
- 239000011148 porous material Substances 0.000 description 2
- 238000004088 simulation Methods 0.000 description 2
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 1
- 229910005887 NiSn Inorganic materials 0.000 description 1
- 229910008599 TiW Inorganic materials 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 229910052804 chromium Inorganic materials 0.000 description 1
- 239000002131 composite material Substances 0.000 description 1
- 238000001816 cooling Methods 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000010292 electrical insulation Methods 0.000 description 1
- 125000001495 ethyl group Chemical group [H]C([H])([H])C([H])([H])* 0.000 description 1
- 230000005496 eutectics Effects 0.000 description 1
- 229910052733 gallium Inorganic materials 0.000 description 1
- 229910021389 graphene Inorganic materials 0.000 description 1
- 230000017525 heat dissipation Effects 0.000 description 1
- 239000004615 ingredient Substances 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 230000001788 irregular Effects 0.000 description 1
- 239000004973 liquid crystal related substance Substances 0.000 description 1
- 238000004020 luminiscence type Methods 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000009828 non-uniform distribution Methods 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 229920002120 photoresistant polymer Polymers 0.000 description 1
- 230000006798 recombination Effects 0.000 description 1
- 238000005215 recombination Methods 0.000 description 1
- 230000000717 retained effect Effects 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 230000000087 stabilizing effect Effects 0.000 description 1
- TXEYQDLBPFQVAA-UHFFFAOYSA-N tetrafluoromethane Chemical compound FC(F)(F)F TXEYQDLBPFQVAA-UHFFFAOYSA-N 0.000 description 1
- 229910052718 tin Inorganic materials 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/15—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components having potential barriers, specially adapted for light emission
- H01L27/153—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components having potential barriers, specially adapted for light emission in a repetitive configuration, e.g. LED bars
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/02—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
- H01L33/20—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a particular shape, e.g. curved or truncated substrate
- H01L33/24—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a particular shape, e.g. curved or truncated substrate of the light emitting region, e.g. non-planar junction
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/02—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
- H01L33/16—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a particular crystal structure or orientation, e.g. polycrystalline, amorphous or porous
- H01L33/18—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a particular crystal structure or orientation, e.g. polycrystalline, amorphous or porous within the light emitting region
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/02—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
- H01L33/20—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a particular shape, e.g. curved or truncated substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/36—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes
- H01L33/38—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes with a particular shape
- H01L33/385—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes with a particular shape the electrode extending at least partially onto a side surface of the semiconductor body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/02—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
- H01L33/08—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a plurality of light emitting regions, e.g. laterally discontinuous light emitting layer or photoluminescent region integrated within the semiconductor body
Definitions
- the present disclosure relates to a nanostructure semiconductor light emitting device.
- a semiconductor light emitting device such as a light emitting diode (LED) is a device including materials emitting light, and may convert energy generated through the recombination of electrons and electron holes within a junction semiconductor into light to be emitted therefrom.
- LED light emitting diode
- Light emitting diodes are widely used in lighting devices and display devices as lighting sources, and development thereof has accordingly been accelerated.
- a semiconductor light emitting device having a nanostructure and a manufacturing technique thereof have been proposed in order to increase luminous efficiency through improved crystallinity and an increased light emitting area.
- a semiconductor light emitting device having a nanostructure may generate a relatively low amount of heat and have an increased surface area due to the nanostructure, such that a light emitting area thereof may be increased to enhance luminous efficiency.
- an active layer may be obtained from a non-polar surface or a semi-polar surface, preventing luminous efficiency from deteriorating due to polarization and improving droop characteristics.
- active layer regions disposed on an upper surface of the nanostructure may have different compositions from those of other regions, and thereby generating light having a wavelength thereof different from a wavelength of light generated from other regions. Meanwhile, since active layers disposed on an upper surface of the nanostructure are relatively thin, a problem also exists in which leakage current may possibly be generated.
- An aspect of the present disclosure may provide a nanostructure semiconductor light emitting device having stable luminous efficiency by resolving problems of unstable wavelengths in emitted light and leakage current created in an upper surface of the nanostructure.
- a nanostructure semiconductor light emitting device including a base layer, an insulating layer, and a plurality of light emitting nanostructures.
- the base layer is formed of a first conductivity-type semiconductor.
- the insulating layer is disposed on the base layer and has a plurality of openings through which regions of the base layer are exposed.
- Each of the plurality of light emitting nanostructures is disposed on the exposed regions of the base layer and includes a nanocore formed of a first conductivity-type semiconductor, and an active layer and a second conductivity-type semiconductor layer which are sequentially disposed on side surfaces of the nanocore.
- Upper surfaces of the light emitting nanostructures are non-planar and contain portions free of the second conductivity-type semiconductor layer in order to prevent light emissions during device driving.
- the upper surfaces of the light emitting nanostructures may contain portions free of the second conductivity-type semiconductor layer and the active layer, whereby the nanocore may be exposed.
- the side surfaces of the nanocore may have a crystal plane and the active layer may be disposed on the side surfaces of the nanocore.
- the side surfaces of the nanocore may have a crystal plane that is perpendicular to an upper surface of the base layer.
- the light emitting nanostructure and the base layer may be formed of nitride single crystals.
- the side surfaces of the nanocore may have a non-polar plane.
- the non-planar upper surfaces of the light emitting nanostructure may have a convex or concave shape.
- the non-planar upper surfaces of the light emitting nanostructures may be uneven surfaces.
- the nanostructure semiconductor light emitting device may further include a contact electrode disposed on surfaces of the second conductivity-type semiconductor layers, wherein the non-planar upper surfaces of the light emitting nanostructures may be free of the contact electrode thereon.
- a group of nanocores among the plurality of nanocores may have cross-sectional areas different from cross-sectional areas of a remaining group of nanocores among the plurality of nanocores.
- a group of nanocores among the plurality of nanocores may have an interval therebetween different from an interval between a remaining group of nanocores among the plurality of nanocores.
- a nanostructure semiconductor light emitting device including a base layer, an insulating layer, a plurality of nanocores, active layers, and second conductivity-type semiconductor layers.
- the base layer includes a first conductivity-type semiconductor.
- the insulating layer is disposed on the base layer and has a plurality of openings through which regions of the base layer are exposed.
- Each of the plurality of nanocores is disposed on the exposed regions of the base layer and formed of a first conductivity-type semiconductor.
- the active layers and second conductivity-type semiconductor layers are sequentially disposed on side surfaces of the nanocores.
- the side surfaces of the nanocores are a crystal plane (e.g. m-plane), and the upper surfaces of the nanocores are non-planar.
- the active layers may be disposed on the side surfaces of the nanocores.
- the side surfaces of the nanocores may be crystal planes that are perpendicular to an upper surface of the base layer.
- the light emitting nanostructures and the base layers may be nitride single crystals, and the side surfaces of the nanocores may include a non-polar plane.
- Still another aspect of the present disclosure relates to a nanostructure semiconductor light emitting device including a base layer, an insulating layer, and a plurality of light emitting nanostructures.
- the base layer is formed of a first conductivity-type semiconductor.
- the insulating layer is disposed on the base layer and has a plurality of openings through which regions of the base layer are exposed.
- Each of plurality of light emitting nanostructures is disposed on the exposed regions of the base layer and includes a nanocore formed of a first conductivity-type semiconductor, and an active layer and a second conductivity-type semiconductor layer which are sequentially disposed on side surfaces of the nanocore.
- Upper surfaces of the light emitting nanostructures are non-planar and contain portions free of the active layer.
- FIG. 1 is a cross-sectional view of a nanostructure semiconductor light emitting device according to an embodiment of the present inventive concept.
- FIGS. 2A and 2B are views illustrating examples of a nanocore employed in an embodiment of the present inventive concept.
- FIGS. 3A through 3E are cross-sectional views illustrating main processes of a method of manufacturing a nanostructure semiconductor light emitting device according to an embodiment of the present inventive concept.
- FIGS. 4A through 4E are cross-sectional views illustrating main processes of an electrode formation process for a resultant product of the process illustrated in FIG. 3D .
- FIG. 5 is a cross-sectional view of a nanostructure semiconductor light emitting device according to another embodiment of the present inventive concept.
- FIGS. 6A through 6H are cross-sectional views illustrating respective main processes of a method of manufacturing a nanostructure semiconductor light emitting device according to another embodiment of the present inventive concept.
- FIGS. 7A and 7B are mimetic diagrams respectively illustrating heat treatment processes applied to FIGS. 6D and 6E .
- FIGS. 8A and 8B are side cross-sectional views illustrating shapes of an opening that may be formed in a mask employed in an embodiment of the present inventive concept.
- FIGS. 9A and 9B are photographed images of an upper surface of nanostructures obtained from the first embodiment of present inventive concept.
- FIGS. 10A and 10B are photographed images of an upper surface of nanostructures obtained from the second embodiment of present inventive concept.
- FIGS. 11A and 11B are photographed images of an upper surface of nanostructures obtained from the third embodiment of present inventive concept.
- FIGS. 12A through 12C are cross-sectional views illustrating various examples of nano-light emitting structures employed in an embodiment of the present inventive concept.
- FIGS. 13A through 13F are cross-sectional views illustrating main processes of a method of manufacturing a nanostructure semiconductor light emitting device according to another embodiment of the present inventive concept (a planarizing process introduction).
- FIGS. 14 and 15 illustrate examples of a backlight unit to which a semiconductor light emitting device package according to an embodiment of the present inventive concept is applied.
- FIG. 16 illustrates an example of a lighting device to which a semiconductor light emitting device package according to an embodiment of the present inventive concept is applied.
- FIG. 17 illustrates an example of a headlamp to which a semiconductor light emitting device package according to an embodiment of the present inventive concept is applied.
- FIG. 1 is a side cross-sectional view of a nanostructure semiconductor light emitting device according to an embodiment of the present inventive concept.
- a nanostructure semiconductor light emitting device 10 may include a base layer 12 formed of a first conductivity-type semiconductor and a plurality of light emitting nanostructures 15 formed on the base layer 12 .
- the base layer 12 may be formed on a substrate 11 , providing a growth surface for the light emitting nanostructures 15 , as well as electrically connecting one polarity of the plurality of light emitting nanostructures 15 .
- the substrate 11 may be an insulating substrate, a conductive substrate or a semiconductor substrate.
- the substrate 11 may be formed of sapphire, SiC, Si, MgAl 2 O 4 , MgO, LiAlO 2 , LiGaO 2 , or GaN.
- the base layer 12 may be a nitride semiconductor containing Al x In y Ga 1 ⁇ x ⁇ y N (0 ⁇ x ⁇ 1, 0 ⁇ y ⁇ 1, 0 ⁇ x+y ⁇ 1) and be doped with n-type impurities such as silicon (Si) in order to have a specific conductivity type.
- An insulating layer 13 having openings H may be formed on the base layer 12 and the openings H may be provided for growth of the light emitting nanostructures 15 .
- the base layer 12 may be exposed through the openings H and nanocores 15 a may be formed on exposed regions of the base layer 12 .
- the insulating layer 13 may be used as a mask for growth of the nanocores 15 a .
- the insulating layer 13 may be formed of an insulating material that may be used in a semiconductor process, such as SiO 2 or SiN x .
- the light emitting nanostructures 15 may each include the nanocore 15 a formed of a first conductivity-type semiconductor, and an active layer 15 b and a second conductivity-type semiconductor layer 15 c sequentially formed on surfaces of the nanocores 15 a.
- the active layer 15 b may have a multi-quantum well (MQW) structure in which quantum well and quantum barrier layers are alternately stacked.
- MQW multi-quantum well
- the active layer 15 b is formed of a nitride semiconductor, a GaN/InGaN structure may be used, but a single quantum well (SQW) structure may also be used.
- the second conductivity-type semiconductor layer 15 c may be a crystal containing p-type Al x In y Ga 1 ⁇ x ⁇ y N.
- the second conductivity-type semiconductor layer 15 c may include an electron blocking layer (not illustrated) in a portion thereof adjacent to the active layer 15 b .
- the electron blocking layer may have a multilayer structure in which a plurality of layers having different compositions of n-type AlxInyGa 1 ⁇ x ⁇ y N are stacked, or may include at least one layer composed of Al y Ga (1 ⁇ y) N.
- the electron blocking layer may have a greater band gap than that of the active layer 15 b to prevent electrons from flowing to the second conductivity type (e.g., p-type) semiconductor layer 15 c.
- Upper surfaces of the light emitting nanostructures 15 may be non-planar. As illustrated in FIG. 1 , the upper surfaces of the light emitting nanostructures 15 may be pyramidal while the cross section thereof may be triangular.
- the active layer 15 b and the second conductivity-type semiconductor layer 15 c may be etched and a surface of the nanocore 15 may be exposed. Accordingly, the upper surfaces of the nanocores 15 a may be provided as portions of non-planar upper surfaces P of the light emitting nanostructures 15 . Those non-planar upper surfaces P may operate as optical interfaces having an advantage in emitting light from the active layers 15 b of the light emitting nanostructures 15 .
- the active layer 15 b may be present only on side surfaces of the nanocore 15 a and not on the upper surface thereof.
- the active layer 15 b may be formed on the specific crystal plane.
- the active layers 15 b are grown on different crystal planes, thicknesses and contents of particular ingredients of the active layers 15 b may be changed even when the active layers 15 b are simultaneously grown under the same growth condition. As a result, the optical characteristics of the active layers 15 b may be changed according to the crystal planes.
- the active layer disposed on the upper surfaces of the nanocores 15 a by removing the active layer disposed on the upper surfaces of the nanocores 15 a , most of the active layers 15 a may be disposed on the specific crystal plane of the side surfaces of the nanocore 15 a , whereby required optical characteristics may be maintained.
- the side surfaces of the nanocore 15 a may be provided as the specific crystal plane, most of the active layers 15 b may be formed on only the side surfaces of the nanocore 15 a , and the occurrence of differences in optical properties due to differences in the crystal planes may be prevented.
- the nanostructure semiconductor light emitting device may include a contact electrode formed in spaces between the light emitting structures. As illustrated in FIG. 1 , the contact electrode 16 is not present on the upper surfaces of the light emitting nanostructures 15 , and may be disposed to avoid direct contact with the nanocores 15 a which are first conductivity-type semiconductor layers.
- the problem of leakage current may be resolved. Since thicknesses of semiconductor layers including the active layer and the second conductivity-type semiconductor layer grown on the upper surfaces of the nanocores 15 a are smaller than thicknesses of semiconductor layers including the active layer and the second conductivity-type semiconductor layer grown on other regions including the side surface of the nanocores, the leakage current may be concentrated. Such problems may be resolved in the structure according to an embodiment of the present inventive concept.
- An insulating protective layer 17 may be formed on the upper surfaces of the light emitting nanostructures 15 .
- the insulating protective layer 17 may prevent an undesired exposure of the light emitting nanostructures, such as the active layer 15 b and the like. Even after the contact electrode is formed, spaces may exist between the light emitting nanostructures, and the insulating protective layer 17 may be formed to fill the space.
- the electrode element such as the contact electrode may be formed to fill the spaces between the light emitting nanostructures.
- the nanostructure semiconductor light emitting device 10 may include a first electrode 19 a and a second electrode 19 b .
- the first electrode 19 a may be disposed on an exposed region of the base layer 12 including a first conductivity-type semiconductor.
- the second electrode 19 b may be disposed on an exposed region in which the contact electrode 16 is extended.
- the light emitting nanostructures 15 employed in an embodiment of the present inventive concept will be described in detail with reference to FIGS. 2A and 2B .
- the nanocore 15 a may include a main part M providing side surfaces having a first crystal plane in a growth direction and an upper part T providing surfaces having a second crystal plane different from the first crystal plane.
- the first crystal plane may be a non-polar plane (m-plane), and the second crystal plane may be a plurality of a semi-polar plane (r-plane).
- the upper part T of nanocores 25 may be a hexagonal pyramid rod structure, like the nanocore 15 a illustrated in FIG. 1 .
- a composition of the active layer 15 b (in particular, the content of indium) may be different due to differences in characteristics of the respective crystal planes.
- a wavelength of light generated in the active layers grown on the upper surfaces (r-plane) of the nanocore 25 may be different from a wavelength of light generated in the active layers grown on the side surfaces (m-plane) of the nanocore 15 a .
- the difference in wavelengths of light may be problematic and considered to be a defect in implementing uniform light having a desired wavelength.
- semiconductor layers are grown on an upper surface, which is a semi-polar plane while being a relatively thin; accordingly, a problem may occur in which a leakage current is concentrated thereon.
- a region of the active layer and a second conductivity-type semiconductor layer disposed on an upper surface of nanocore may be removed, whereby the amount of leakage may be decreased, and luminance efficiency may be enhanced.
- the wavelength of the generated light may become more precise.
- the embodiment of FIG. 1 may be applied to the nanocore illustrated in FIG. 2A , as well as to other nanocores having a range of crystal structures and shapes.
- the embodiment of FIG. 1 may also be applied to a type of nanocore in which the upper surface of nanocore is not a semi-polar plane.
- a nanocore 25 ′ has a main part M providing a side surface having a first crystal plane r as well as an upper surface T of which a crystal plane is different from that of the first crystal plane, exemplified as being a plane c′ which is not substantially a semi-polar plane.
- the composition of the active layers or the thickness of the semiconductor layer grown thereon may be different, and differences in wavelengths of generated light and an occurrence of leakage current may be caused.
- current flowing in the active layer on the upper surface T of the nanocore 25 ′ may be prevented by removing the region of the active layer and the second conductivity-type semiconductor layer disposed on an upper surface T of the nanocore 25 ′. Consequently, a nanostructure semiconductor light emitting device having a high degree of luminous efficiency may be provided.
- the active layers disposed on other crystal planes may be driven by only removing a second conductivity-type semiconductor layer only, even when active layers are present on the upper surfaces of the nanocores.
- the active layer disposed on the upper surfaces of the nanocores may be prevented from emitting light by only removing second conductivity-type semiconductor layers (the crystal plane thereof is different from that of the side surface) disposed on the upper surfaces of the nanocores, and forming an insulating protective layer on the active layer.
- FIGS. 3A through 3E are cross-sectional views illustrating main processes of a method of manufacturing a nanostructure semiconductor light emitting device according to an embodiment of the present inventive concept.
- the insulating layer 23 formed of a first conductivity-type semiconductor may be disposed as a mask on the base layer 22 , and a plurality of nanocores 25 a may be disposed on exposed regions of the base layer 22 .
- the base layer 22 may be formed on a substrate 21 , providing a crystal growth surface for growing light emitting nanostructures thereon, as well as electrically connecting one polarity of the light emitting nanostructures.
- the base layer 22 may be formed as a semiconductor single crystal having electrical conductivity.
- the substrate 21 may be a crystal growth substrate.
- the base layer 22 may be a nitride semiconductor containing Al 2 In y Ga 1 ⁇ x ⁇ y N (0 ⁇ x ⁇ 1, 0 ⁇ y ⁇ 1, 0 ⁇ x+y ⁇ 1), and be doped with n-type impurities such as silicon (Si).
- the substrate 21 may be formed of sapphire, SiC, Si, MgAl 2 O 4 , MgO, LiAlO 2 , LiGaO 2 , or GaN.
- the insulating layer 23 may have a plurality of openings H through which regions of the base layer 22 may be exposed.
- the insulating layer 23 may expose the regions of the base layer 22 by forming the plurality of openings H after depositing an insulating material on the base layer 22 .
- the insulating layer 23 may be formed of an insulating material such as SiO 2 or SiN.
- the openings H may have a width determined in consideration of a desired width of the light emitting nanostructures. For example, the openings H may be formed to have a width of 500 nm or less. Further, the openings H may be formed to have a width of 200 nm.
- Cross-sectional shapes and arrangements of the openings H may be variously formed; for example, the openings H may have various cross-sectional shapes such as a polygonal shape, a quadrangular shape, an elliptical shape, a circular shape or the like.
- the nanocores 25 a may be obtained by selectively growing a first conductivity-type semiconductor using the insulating layer 23 as a mask.
- the first conductivity-type semiconductor of the nanocores 25 a may be an n-type nitride semiconductor, and, for example, may be a crystal containing an n-type Al x In y Ga 1 ⁇ x ⁇ y N (0 ⁇ x ⁇ 1, 0 ⁇ y ⁇ 1, 0 ⁇ x+y ⁇ 1).
- the first conductivity-type semiconductor configuring the nanocores 25 a may be identical to that of the base layer 22 .
- the base layer 22 and the nanocores 25 a may be formed of an n-type GaN.
- a nitride single crystal configuring the nanocores 25 a may be formed using a metal organic chemical vapor deposition (MOCVD) or a molecular beam epitaxy (MBE) process.
- MOCVD metal organic chemical vapor deposition
- MBE molecular beam epitaxy
- the crystal may only be grown on the regions of the base layer 12 exposed through the openings, rather than being formed on the insulating layer 23 , whereby desired nanocores 25 a may be provided.
- the upper surfaces T of the nanocores 25 a may have a crystal plane different from that of the side surfaces of the nanocore 25 a .
- the nanocore may have a rod shape, but the present inventive concept is not limited thereto.
- the nanocore may have a polypyramidal shape such as a hexagonal pyramid shape.
- the shape of the nanocore may be realized by adjusting growth conditions such as growth temperature, growth pressure, and flow amount of a source gas.
- an active layer 25 b and a second conductivity-type semiconductor layer 25 c may be sequentially grown on surfaces of the plurality of nanocores 25 a.
- light emitting nanostructures 25 may have a core-shell structure in which the first conductivity-type semiconductor layer is provided as the nanocores 25 a , and the active layer 25 b and the second conductivity-type semiconductor layer 25 c surrounding the respective nanocores 25 a are provided as shell layers.
- the active layer 25 b may have a multiple quantum well (MQW) structure in which quantum well layers and quantum barrier layers are alternately stacked.
- MQW multiple quantum well
- the active layer 25 b may have a GaN/InGaN structure in the case of a nitride semiconductor.
- the active layer 25 b may also have a single quantum well (SQW) structure.
- the second conductivity type semiconductor layer 25 c may be a crystal containing p-type Al x In y Ga 1 ⁇ x ⁇ y N.
- the second conductivity-type semiconductor layer 25 c may include an electron blocking layer (not illustrated) in a portion thereof adjacent to the active layer 25 b .
- the electron blocking layer (not illustrated) may have a multilayer structure in which a plurality of layers having different compositions of n-type Al x In y Ga 1 ⁇ x ⁇ y N are stacked or may have at least one layer configured of Al y Ga (1 ⁇ y) N.
- the electron blocking layer (not illustrated) may have a greater band gap than that of the active layer 25 b , thus preventing electrons from flowing to the second conductivity-type (e.g., p-type) semiconductor layer 25 c.
- each of the plurality of nanocores 25 a may include a main part providing side surfaces having a first crystal plane in a growth direction and an upper part T (see FIG. 3A ) providing an upper surface having a second crystal plane different from the first crystal plane.
- the side surfaces of the main part of the nanocores 25 a may have a crystal plane being perpendicular to the growth surface of the base layer 22 , that is, non-polar (m-) plane, and the upper surface of the upper part may have a c-plane that is perpendicular to the m-plane.
- the surfaces of the nanocore 25 may be configured of a plurality of different crystal planes.
- a composition of the active layer 25 b (in particular, the content of indium) may be different due to differences in characteristics of the respective crystal planes.
- portion II of the active layer 25 b grown on the upper surface (r-plane) of the nanocore 25 a may have a content of indium lower than that of portion I of the active layer 25 b grown on the side surfaces (m-plane) of the nanocore 25 a .
- portion II of the active layer 25 b grown on the upper surface (r-plane) of the nanocore 25 a may emit light having a wavelength longer than desired.
- portions II of active layer disposed on the upper surface (r-plane) of the nanocore 25 a may be grown to be thinner than the portions I of the active layer disposed on the side surface (m-plane) of the nanocore 25 a .
- the problem may occur in which current leaks on the portions II of the active layer disposed on the upper surface (r-plane) of the nanocore 25 a.
- a process of removing portions II of the active layer formed on other crystal planes of the nanocore may be additionally undertaken. Such process is illustrated in FIGS. 3C and 3D .
- a contact electrode 26 may be formed on the light emitting nanostructures 25 as illustrated in FIG. 3C . Additionally, an insulating protective layer 27 may be formed on the contact electrode 26 . The insulating protective layer 27 may be formed to fill spaces between the light emitting nanostructures 25 .
- the contact electrode 26 may be formed of a material suitable for ohmic contact with the second conductivity-type semiconductor layer.
- the contact electrode 26 may include a material such as Ag, Ni, Al, Rh, Pd, Ir, Ru, Mg, Zn, Pt, Au, or the like, and may have a structure of two or more layers, for example, a layer structure of Ni/Ag, Zn/Ag, Ni/Al, Zn/Al, Pd/Ag, Pd/Al, Ir/Ag, Ir/Au, Pt/Ag, Pt/Al, Ni/Ag/Pt, or the like.
- the contact electrode 26 may be formed by employing a transparent electrode material such as indium tin oxide (ITO), and graphene may be employed if necessary.
- ITO indium tin oxide
- Electric insulating materials providing a passivation structure through semiconductor process may be used as an insulating protective layer 27 .
- Materials such as SiO 2 or SiN X may be used as an insulating protective layer 27 .
- materials such as Tetra Ethyl Ortho Silane (TEOS), Boro Phospho Silicate Glass (BPSG), CVD-SiO 2 , Spin-on Glass (SOG), and Spin-on Dielectric (SOD) may be used as the insulating protective layer 27 .
- TEOS Tetra Ethyl Ortho Silane
- BPSG Boro Phospho Silicate Glass
- CVD-SiO 2 Spin-on Glass
- SOD Spin-on Dielectric
- the contact electrode 26 may be provided in the form of a thin layer on surfaces of the light emitting nanostructure 25 , and fill spaces on the contact electrode 26 with the insulating protective layer 27 operating as a passivation layer.
- a method of filling the spaces between the light emitting nanostructures 25 by forming a contact electrode with thick films like the insulating protective layer 27 may be employed.
- the contact electrode 26 may be obtained by forming a seed layer suitable for ohmic contact, on surfaces of the light emitting nanostructures, and then performing electroplating thereon.
- contact electrode 26 may be formed by sputtering Ag/Ni/Cr layers to a seed layer, and then performing electroplating thereon.
- the upper surface T of the light emitting structure 25 may be exposed by applying the etching process of selectively removing the insulating protective layer 27 .
- oxidation films may be removed to a desired height EL by using dry or wet etching.
- CF carbon-fluoride
- etchant containing hydrogen-fluoride (HF) such as buffered oxide etchant (BOE) may be used for the wet etching.
- a contact electrode may be formed on the regions of the light emitting nanostructure exposed by the selective etching process.
- etching process may be performed to remove the portions of the active layer disposed on the other crystal plane (upper surface) of the nanocores 25 a together with the contact electrode 26 .
- the portions of the active layer disposed on the other crystal plane (upper surface) of the nanocores 25 a may be removed, whereby remaining portions of the active layer (e.g., 25 b and 25 c ) may only be disposed on the side surfaces of the nanocores 25 a . Since the side surfaces of the nanocores 25 a have a specific crystal plane, the remaining portions of the active layer 25 a may accurately exhibit desired wavelength characteristics and may prevent the occurrence of the leakage current.
- the side surfaces thereof may generally have a larger area than that of the upper surfaces thereof, effects due to a reduction in light emitting area may not be significant.
- improvements in luminescence properties may be more significant than the defect due to a reduction in light emitting area.
- a non-planar surface may be formed on the upper surfaces of the light emitting nanostructures 25 .
- the upper surfaces of the light emitting nanostructures 25 may have various shapes, and may have a hexagonal pyramid structure as illustrated in FIG. 3E .
- the luminous efficiency may be enhanced in comparison with a structure in which the entire upper surfaces of the light emitting nanostructures are planes.
- Simulation results illustrates a 2% increase in the luminous efficiency in a case in which the upper surfaces of the light emitting nanostructures have a hexagonal pyramid structure in comparison to a case in which the upper surfaces of the light emitting nanostructures are planes.
- the etching conditions, and etchant type may be selected according to the materials forming the contact electrode 26 and the light emitting nanostructures.
- the contact electrode 26 are formed of ITO and the light emitting nanostructures 25 are made of a nitride single crystal
- plasma etching process may be used, and Cl 2 , BCl 3 , Ar or the combination thereof may be used as plasma gas.
- the shape of the upper surfaces of the light emitting nanostructures may be variously altered by the selection of the etchant and by controlling the process conditions. More detail will be provided in the following embodiments.
- the electrodes may be formed in various structures.
- FIGS. 4A through 4E are cross-sectional views illustrating main processes of an electrode formation process.
- a first passivation layer 28 a may be additionally formed on the light emitting nanostructure 25 .
- the first passivation layer 28 a may be formed of a material that is the same as or similar to the material of the insulating protective layer 27 .
- a portion e1 of the base layer 22 may be exposed by selectively removing passivation layer 28 .
- the exposed portion e1 may be provided for disposing a first electrode.
- the removing process may be implemented by using a photo lithography process.
- a portion of the light emitting nanostructure 25 disposed on the desired exposed region e1 may be removed, and when the nanocores are not formed on the area in which the electrodes are disposed, the passivation layer on the desired exposed region e1 may be removed without removing the nanocores.
- a photo resist PR is formed to define contact regions for the electrodes.
- selective etching process may be applied to the contact regions for the second electrode to expose a portion e2 of the contact electrode 26 .
- first and second electrodes 29 a and 29 b may be formed on the regions for the electrodes.
- the first and second electrodes 29 a and 29 b may be formed of the same material.
- a material for the first and second electrodes 29 a and 29 b may be Au, Ag, Al, Ti, W, Cu, Sn, Ni, Pt, Cr, NiSn, TiW, AuSn, or eutectic metals thereof.
- additional second passivation layer 28 b may be formed, if necessary.
- the second passivation layer 28 b may be used as the protective layer 28 together with the first passivation layer 28 a .
- the second passivation layer 28 b may be provided to protect the exposed regions of the semiconductor, also used for firmly supporting the first and second electrodes 29 a and 29 b .
- the second passivation layer 28 b may be formed of a similar or identical material to that of the first passivation layer 28 a.
- FIG. 5 illustrates a light emitting semiconductor device 20 ′ having a flip-chip structure implemented by changing a part ( FIG. 4E ) of the processes among the detailed processes, according to another embodiment of the present inventive concept.
- the light emitting semiconductor device 20 ′ may employ a reflection layer R for guiding light emitted from the light emitting nanostructure 25 toward the direction of the substrate 21 .
- the reflection layer R may be formed on the passivation layer 28 a to be disposed on the upper surface of the light emitting nanostructure 25 , before forming the second passivation layer 28 b in the process described in FIG. 4E .
- the regions and positions in which the reflection layer R may be formed are not limited thereto.
- the reflection layer R may be formed on the second passivation layer 28 b or on other regions.
- the reflection layer may be a metallic reflection layer formed of Ag or Al, or an insulation layer formed of dielectric Distributed Bragg reflector (DBR) structure.
- DBR Distributed Bragg reflector
- FIGS. 6A through 6H are cross-sectional views illustrating main processes of a method of manufacturing a nanostructure semiconductor light emitting device according to another embodiment of the present inventive concept.
- a base layer 52 may be provided by growing a first conductivity-type semiconductor on a substrate 51 .
- the base layer 52 may provide a crystal growth surface for growing light emitting nanostructures thereon and may electrically connect one polarity of the light emitting nanostructures. Therefore, the base layer 52 may be formed of a semiconductor single crystal having electrical conductivity. When the base layer 52 is directly grown, the substrate 51 may be a crystal growth substrate.
- the base layer 52 may be a nitride semiconductor containing Al x In y Ga 1 ⁇ x ⁇ y N (0 ⁇ x ⁇ 1, 0 ⁇ y ⁇ 1, 0 ⁇ x+y ⁇ 1) and may be doped with n-type impurities such as silicon (Si).
- the substrate 51 may be formed of sapphire, SiC, Si, MgAl 2 O 4 , MgO, LiAlO 2 , LiGaO 2 , or GaN.
- a buffer layer having a composite structure may be used.
- a crystal not including Ga such as AlN or SiC
- an AlGaN intermediate layer may be inserted between GaN layers grown on the AlN layer to control stress generated by growing the GaN layers.
- the substrate 51 may be entirely or partially removed or patterned during a chip manufacturing process to enhance light emissions or electrical characteristics of an LED chip, before or after growing an LED structure.
- a laser may be irradiated onto an interface between the substrate 51 and the base layer 52 through the substrate 51 to separate the substrate from the base layer.
- a silicon or silicon carbide substrate may be removed through a planarizing method, an etching method, or the like.
- a separate support substrate (not illustrated) may be used.
- a reflective metal may be attached thereto or a reflective structure may be inserted between junction layers in order to improve light extraction efficiency of an LED chip.
- unevenness or roughness of an inclined surface may be formed on main surfaces or both side surfaces of the substrate before or after the growth of a single crystal to improve light extraction efficiency and crystalline properties.
- the size of a pattern may be selected from within a range of 5 nm to 500 ⁇ m, and any pattern structure may be used as long as the pattern structure may increase light extraction efficiency using a regular or irregular pattern.
- the pattern may be variously formed, for example, and may have a pillar shape, a peak-and-valley shape, a semispherical shape, or the like.
- a mask 53 having a plurality of openings H and an etch stop layer interposed therein may be formed on the base layer 52 .
- the mask 53 may include a first material layer 53 a formed on the base layer 52 , and a second material layer 53 b formed on the first material layer 53 a .
- An etching rate of the second material layer 53 b may be greater than an etching rate of the first material layer 53 a.
- the first material layer 53 a may be provided as the etch stop layer. That is, the first material layer 53 a may have an etching rate lower than that of the second material layer 53 b under the same etching conditions. At least the first material layer 53 a may be formed of a material having electrical insulation properties, and the second material layer 53 b may also be formed of an insulating material as needed.
- the first and second material layers 53 a and 53 b may be formed of different materials to obtain a difference in etching rates.
- the first material layer 53 a may be a SiN layer and the second material layer 53 b may be a SiO 2 layer.
- such a difference in etching rates may be implemented using pore density.
- the first and second material layers 53 a and 53 b may be formed of the same material having different pore densities.
- the total thickness of the first and second material layers 53 a and 53 b may be determined in consideration of a desired height of a nanostructure.
- the first material layer 53 a may have a smaller thickness than the second material layer 53 b .
- An etch stop level through the first material layer 53 a may be positioned at a depth equal to or less than 1 ⁇ 3 of the overall height of the mask 53 , that is, the total thickness of the first and second material layers 53 a and 53 b , from the surface of the base layer 52 .
- the overall height of the mask 53 that is, the total thickness of the first and second material layers 53 a and 53 b , may be 10 nm to 100 ⁇ m.
- a plurality of openings H may be formed in the first and second material layers to expose regions of the base layer 52 therethrough (see FIG. 6B ).
- the size (e.g., width) of each opening H may be designed in consideration of a desired size of the light emitting nanostructure.
- the opening H may have a width of 50 nm or less, specifically, 200 nm.
- the openings H may be formed through a semiconductor process, for example, a deep-etching process, to have a relatively high aspect ratio.
- the openings H may be implemented to have an aspect ratio of 5:1 or higher, specifically, 10:1 or higher.
- Cross-sectional shapes of the openings H and the alignment thereof may be variously implemented.
- the opening H may have various cross-sectional shapes such as a polygonal shape, a quadrangular shape, an elliptical shape or a circular shape.
- the opening H illustrated in FIG. 6B has a rod shape, the present inventive concept is not limited thereto.
- the opening H may be variously shaped using an appropriate etching process.
- a first conductivity-type semiconductor may be grown on the exposed regions of the base layer 52 such that the plurality of openings H are filled with the first conductivity-type semiconductor, thereby forming a plurality of nanocores 55 a.
- the first conductivity-type semiconductor of the nanocores 55 a may be an n-type nitride semiconductor, and, for example, may be a crystal containing n-type Al x In y Ga 1 ⁇ x ⁇ y N (0 ⁇ x ⁇ 1, 0 ⁇ y ⁇ 1, 0 ⁇ x+y ⁇ 1).
- the first conductivity-type semiconductor configuring the nanocores 55 a may be formed of the same material as that of the first conductivity-type semiconductor of the base layer 52 .
- the base layer 52 and the nanocores 55 a may be formed of n-type GaN.
- a nitride single crystal configuring the nanocores 55 a may be formed using metal organic chemical vapor deposition (MOCVD) or molecular beam epitaxy (MBE).
- MOCVD metal organic chemical vapor deposition
- MBE molecular beam epitaxy
- the mask 53 may serve as a mold for a nitride single crystal grown to provide the nanocores 55 a having shapes corresponding to shapes of the openings. That is, the nitride single crystal may be selectively grown on regions of the base layer 52 exposed to the openings H by using the mask 53 to fill the openings H therewith.
- the nitride single crystal selectively grown on regions of the base layer 52 exposed to the openings H may have a shape corresponding to shapes of the openings H.
- the mask 53 may be partially removed using the etch stop layer (e.g., 53 a ) such that side surfaces of the plurality of nanocores 55 a are exposed.
- the etch stop layer e.g., 53 a
- an etching process may be performed in such a manner that only the second material layer 53 b may be selectively removed while the first material layer 53 a remains intact.
- the first material layer 53 a may be used as the etch stop layer, and in a subsequent process, the first material layer 53 a may prevent an active layer 55 b and a second conductivity-type semiconductor layer 55 c from contacting the base layer 52 .
- FIG. 6E illustrates a nanocore 55 a ′ that has been heat-treated to have improved crystalline properties.
- a surface of the nanocore 55 a may be subjected to heat treatment under predetermined conditions such that a crystal plane of the nanocore 55 a may be changed to a stable surface suitable for crystal growth, such as a semi-polar or non-polar crystal plane.
- a crystal plane of the nanocore 55 a may be changed to a stable surface suitable for crystal growth, such as a semi-polar or non-polar crystal plane.
- FIGS. 7A and 7B are mimetic diagrams illustrating heat treatment processes applied to the process illustrated in FIG. 6D .
- FIG. 7A illustrates nanocores 55 a obtained in the process of FIG. 6D .
- Each of the nanocores may have crystal planes determined depending on a cross-sectional shape of an opening.
- the obtained nanocore 55 a has crystal planes determined depending on a cross-sectional shape of the opening, the crystal planes of the nanocore 55 a provided as described above may be relatively unstable, deteriorating subsequent crystal growth conditions.
- a side surface of the nanocore may have a curved surface rather than a specific crystal plane.
- unstable crystals on the surface thereof may be re-aligned, such that a stable crystal plane such as in a semi-polarity or a non-polarity direction may be formed as illustrated in FIG. 7B .
- the heat treatment may be performed at a temperature of at least 800° C. for several to several tens of minutes, thereby converting an unstable crystal plane into a stable crystal plane.
- the nanocores illustrated in FIG. 7A may be subjected to heat treatment at a temperature of 800° C. or above to then be converted into a stable curved surface, a non-polar surface (an m-plane).
- a process of stabilizing such a crystal plane may be implemented through a high-temperature heat treatment process.
- heat treatment process may be performed in an atmosphere in which a source gas remains in a chamber, or may be performed under conditions of intentionally supplying a relatively small amount of source gas.
- a source gas For example, as illustrated in FIG. 7A , in the case of a metalorganic chemical vapor deposition (MOCVD) chamber, TMGa and NH 3 remain, and in this residual atmosphere, the heat treatment may be performed such that the source gas reacts with a nanocore surface to thus realize partial re-growth so as to have a stable crystal plane. Due to the re-growth, the size of the nanocore 55 a ′ may be slightly increased, as illustrated in FIG. 7B .
- MOCVD metalorganic chemical vapor deposition
- the heat treatment may be performed in MOCVD in conditions similar to core formation conditions after removing the mask, and may improve a surface quality of a nanostructure. That is, through the heat treatment process, non-uniformity (for example, a defect or the like) on a surface of a core manufactured after removing the mask may be eliminated, such that a shape of the core can be controlled to have a stable structure, for example, a hexagonal pillar form.
- a temperature of the heat treatment process as described above may be similar to a temperature in core growth conditions, for example, 800° C. to 1200° C.
- the active layer 55 b and the second conductivity-type semiconductor layer 55 c may be sequentially grown on surfaces of the plurality of nanocores 55 a′.
- light emitting nanostructures 55 may have a core-shell structure in which the first conductivity type semiconductor is provided as the nanocores 55 a , and the active layer 55 b and the second conductivity type semiconductor layer 55 c surrounding the respective nanocores 55 a are provided as shell layers.
- the active layer 55 b may have a multiple quantum well (MQW) structure in which quantum well layers and quantum barrier layers are alternately stacked, and, for example, may have a GaN/InGaN structure in the case of a nitride semiconductor.
- the active layer 55 b may also have a single quantum well (SQW) structure.
- the second conductivity type semiconductor layer 55 c may be a crystal containing p-type Al x In y Ga 1 ⁇ x ⁇ y N.
- the second conductivity type semiconductor layer 55 c may include an electron blocking layer (not illustrated) in a portion thereof adjacent to the active layer 55 b .
- the electron blocking layer (not illustrated) may have a multilayer structure in which a plurality of layers having different compositions of n-type Al x In y Ga 1 ⁇ x ⁇ y N are stacked, or may have at least one layer configured of Al y Ga (1 ⁇ y) N.
- the electron blocking layer (not illustrated) may have a band gap greater than that of the active layer 55 b to thus prevent electrons from flowing to the second conductivity type (e.g., p-type) semiconductor layer 55 c.
- Each of the nanocores 55 a may include a main part providing a side surface having a first crystal plane in a growth direction and an upper part providing an upper surface having a second crystal plane different from the first crystal plane.
- the side surface of the main part may have a crystal plane perpendicular to the growth surface of the base layer 52 , that is, a non-polar m-plane, and the upper surface of the upper part may have a semi-polar r-plane different from the m-plane.
- the surfaces of the nanocore 55 a may be configured of a plurality of different crystal planes.
- a composition of the active layer 55 b (in particular, the content of indium) may be different due to differences in characteristics of the respective crystal planes.
- portion II (see FIG. 6F ) of the active layer formed on a different crystal plane of the nanocore from which light having a wavelength outside of the desired wavelength range may be emitted may be removed, and a portion I (see FIG. 6F ) of the active layer formed on an identical crystal plane of the nanocore may be retained.
- the process will be additionally processed as illustrated in FIGS. 6G and 6H .
- the contact electrode 56 may be formed on the upper surface of the light emitting nanostructure 55 . Additionally, insulating protective layer 57 may be formed on the contact electrode 56 . The insulating protective layer 57 may be formed to fill the spaces between the light emitting nanostructures 55 .
- the contact electrode 56 may be formed of a material suitable for ohmic contact with the second conductivity semiconductor layer.
- the contact electrode 56 may include a material such as Ag, Ni, Al, Rh, Pd, Ir, Ru, Mg, Zn, Pt, Au, or the like, and may have a structure of two or more layers; for example, a layer structure of Ni/Ag, Zn/Ag, Ni/Al, Zn/Al, Pd/Ag, Pd/Al, Ir/Ag, Ir/Au, Pt/Ag, Pt/Al, Ni/Ag/Pt, or the like.
- the contact electrode 56 may be formed by employing a transparent electrode material such as indium tin oxide (ITO), and griffin may be employed if necessary.
- ITO indium tin oxide
- Electric insulating materials providing a passivation structure through semiconductor process may be used as the insulating protective layers 57 .
- Materials such as SiO 2 or SiN X may be used as the insulating protective layers 57 .
- materials such as Tetraethyl Ortho Silane (TEOS), Borophosphosilicate Glass (BPSG), CVD-SiO 2 , Spin-on Glass (SOG), and Spin-on Dielectric (SOD) may be used as insulating protective layers 57 .
- a first etching process of selectively removing the insulating protective layer 57 to expose the upper surface of the light emitting nanostructures 55 may be applied, after which a second etching process of removing portions of the active layer disposed on the other plane (upper surface) of the nanocore 55 a together with the contact electrode 56 may be performed.
- the insulating protective layer 57 may be removed to the desired height by using dry etching or wet etching as the selective etching process to the insulating protective layer 57 .
- dry etching or wet etching as the selective etching process to the insulating protective layer 57 .
- plasma belonging to a CF group may be used for dry etching, and an etchant having HF such as BOE may be used for wet etching.
- the contact electrode 56 , active layer 55 b and a second conductivity-type semiconductor layer 55 c may be removed from the exposed upper surface of the light emitting nanostructure 55 , whereby the remaining active layers 55 b may be provided on side surfaces of the nanocores 55 a . Since the side surfaces of the nanocores 55 a have a specific crystal plane, the remaining active layers 55 b may have desired accurate wavelength characteristics.
- proper process conditions and etchants may be selected according to the materials forming the light emitting nanostructure 55 and the contact electrode 56 . For example, when the contact electrode 56 is ITO and the light emitting nanostructure 55 is a nitride single crystal, plasma etching process may be used, and Cl 2 , BCl 3 , Ar, or combinations thereof may be used as plasma gas.
- the upper surface of the light emitting nanostructure 55 may have non-planar surfaces. Although the upper surface of the light emitting nanostructure 55 may have various shapes according to conditions of the etching process and etchant, it can be formed in a nearly hemispherical shape structure as illustrated in FIG. 6H . Since the upper surface of the light emitting nanostructure 55 obtained through an embodiment of the present inventive concept has an optical surface suitable for light extraction efficiency, the luminous efficiency may be improved. Simulation showed that when the upper surface of the light emitting nanostructure is a hemisphere, the luminous efficiency may be improved by 5% compared to a case in which the upper surface of the light emitting nanostructure is flat surface. As such, the shape of the upper surface of the light emitting nanostructure may be variously altered by selecting the type and combination ratio of etchants used for the second etching process and by controlling the process conditions. Further details will be provided below.
- the mask employed in the embodiment illustrated above exemplifies a structure formed of two layers of materials
- the present inventive concept is not limited thereto, and may be implemented to employ a structure formed of more than three material layers.
- the second material layer may be an etch stop layer, formed of a material different from those of the first and the third material layers.
- the first and the third material layers may be formed of the same material, if necessary.
- the second material layer may have a lower etching rate than the third material layer in equal etching conditions, the second material layer may be used as an etch stop layer. At least, the first material layer may have electrical insulating properties, and the second and the third material layers may be insulating materials, if necessary.
- the side surface of the light emitting nanostructure employed in an embodiment of the present inventive concept is exemplified as a face being perpendicular to the surface of the base layer.
- the side surface of the light emitting nanostructure may have a side surface having a predetermined angle of inclination.
- the inclined side surface may be advantageous for extracting light from the light emitting nanostructures.
- the light emitting nanostructures having the inclined side surface may be manufactured through various methods. For example, in a method in which a mask is used as a mold structure, nanocores having the inclined side surface may be formed by providing the opening shape of the mask to have proper inclined surfaces, and light emitting nanostructure having a desired inclined side surface may be formed by growing active layers and the second conductivity-type semiconductor layers to have a predetermined thickness.
- FIGS. 8A and 8B illustrate different shapes of openings formed in the masks.
- a mask 33 formed of first and second material layers 33 a and 33 b may have a pillar shaped opening H having a cross-sectional area gradually increasing in an upward direction.
- a mask 33 ′ formed of first and second material layers 33 a ′ and 33 b ′ may have a pillar shaped opening H having a cross-sectional area gradually decreasing in the upward direction.
- a nanocore having an inclined surface corresponding to an opening shape and a light emitting nanostructure may be formed.
- Nanocores formed of n-type GaN were grown by using a mask as a two-layer mold structure formed of SiN x /SiO 2 (referring to FIGS. 6A-6B ), after selectively removing a SiO 2 upper mold structure (referring to FIG. 6C ), then heat treating the nanocores at about 950° C. (referring to FIG. 6D ). Subsequently, the light emitting nanostructures were provided by sequentially forming active layers configured of In 0.2 Ga 0.8 N/GaN and p-type AlGaN/GaN as shell layers on the surface of the nanocores (referring to FIG. 6E ).
- ITO layers were deposited on surfaces of the light emitting nanostructures, and then spaces between the light emitting nanostructures were filled and spin-on glass (SOG) was spread to cover the light emitting nanostructures.
- SOG spin-on glass
- a first etching process was implemented to remove SOG in order to expose upper surfaces of the light emitting nanostructures by using a CF plasma etching process.
- a second etching process was implemented to remove ITO and a nitride single crystal.
- BCl 3 and Cl 2 were supplied as a plasma etchant by 100 sccm and 25 sccm, respectively, at 7 mTorr.
- the second etching process was implemented by only supplying Cl 2 by 1150 sccm without using BCl 3 .
- While the light emitting nanostructures were manufactured through the same condition as embodiment 1, a different plasma etchant was used at the second etching process. That is, according to an embodiment of the present inventive concept, Ar was used as a plasma etchant instead of using BCl 3 , and the second etching process was implemented by supplying Ar and Cl 2 by 10 sccm and 150 sccm, respectively.
- FIGS. 9A and 9B , FIGS. 10A and 10B , FIGS. 11A and 11B show the results.
- the upper surfaces of the light emitting nanostructures obtained in embodiment 1 may have a nearly hemispherical shape.
- the upper surfaces of the light emitting nanostructures may have a hemispherical shape or a conical shape with a triangular cross section, by adding BCl 3 so as to strengthen isotropic etching to a nitride single crystal.
- the upper surfaces of the light emitting nanostructures obtained in embodiment 2 may have a concavo-convex surface.
- the etching rate in the inclined plane (r plane) is relatively high, uneven pits may be formed on the inclined plane, and the upper surface may be formed to be concavo-convex.
- the upper surfaces of the light emitting nanostructures obtained in embodiment 3 may have a concave surface.
- the upper surfaces of the light emitting nanostructures may be formed to have a concave shape by adding Ar to improve the etching rate.
- the shape of the upper surfaces of the light emitting nanostructures may be variously modified.
- FIGS. 12A through 12C are cross-sectional views illustrating various examples of nano-light emitting structures 60 , 70 and 80 employed in embodiments of the present inventive concept.
- the structures 60 , 70 and 80 illustrated in FIGS. 12A through 12C may be understood as exemplifying the light emitting nanostructures obtained in embodiments 1 through 3.
- insulating films 63 having openings H are formed on a base layer 62 .
- the light emitting nanostructures 65 may have nanocores 65 a formed through the openings H, and an active layer 65 b and a second conductivity-type semiconductor layer 65 c sequentially disposed on surfaces of the nanocores.
- a contact electrode is disposed on surfaces of the light emitting nanostructure 65 , that is, on the surfaces of the second conductivity-type semiconductor layer, and the insulating protective layer 67 may be disposed in the spaces between the light emitting nanostructures 65 .
- the second conductivity-type semiconductor layer 65 c and the active layer 65 c may be partially removed on the upper surface of the light emitting nanostructures 65 , and the upper surface of the nanocore 65 a may have a convex shape.
- insulating films 73 having openings H are formed on a base layer 72 .
- the light emitting nanostructure 75 may have nanocores 75 a formed through the openings H, and an active layer 75 b and a second conductivity-type semiconductor layer 75 c sequentially disposed on surfaces of the nanocores.
- a contact electrode 76 is disposed along surfaces of the light emitting nanostructure 75 , that is, on the surfaces of the second conductivity-type semiconductor layer 75 c
- the insulating protective layer 77 is disposed in the spaces between the light emitting nanostructures 75 .
- the second conductivity-type semiconductor layer 75 c and the active layer 75 b may be partially removed on the upper surface of the light emitting nanostructures 75 , and the upper surface of the nanocore 75 a may have an uneven concave and convex shape.
- insulating films 83 having openings H are formed on a base layer 82 .
- the light emitting nanostructure 85 may have nanocores 85 a formed through the openings H, and an active layer 85 b and a second conductivity-type semiconductor layer 85 c sequentially disposed on surfaces of the nanocores.
- a contact electrode is disposed on surfaces of the light emitting nanostructure 85 , that is, on the surfaces of the second conductivity-type semiconductor layer 85 c
- the insulating protective layer 87 is disposed in the spaces between the light emitting nanostructures 85 .
- the second conductivity-type semiconductor layer 85 c and the active layer 85 b may be partially removed on the upper surface of the light emitting nanostructures 85 , and the upper surface of the nanocore 85 a may be over-etched and have a concave shape.
- a manufacturing method of a nanostructure semiconductor light emitting device growing nanocores by using a mask in which openings are formed as a mold structure according to the embodiment have been illustrated.
- the present disclosure is not limited thereto, and may be modified to be various specific embodiments.
- an upper part of the nanocore when a nanocore is grown using mask as a mold, an upper part of the nanocore may have another shape, or a plurality of nanocores may be grown to have different heights, thus causing an uneven structure or a rough structure.
- a planarizing process may be further included after forming the plurality of nanocores, such that upper surfaces of the plurality of nanocores may be planarized to have the same level.
- At least a portion of nanocores among the plurality of nanocores may be formed such that at least one of cross-sectional areas and intervals between the at least a portion of nanocores are different from cross-sectional areas and intervals of remaining nanocores.
- any one of the cross-sectional areas of the light emitting structures and intervals therebetween to be differentiated, even in the case in which the same active layer formation process is applied thereto, two or more different wavelengths of light may be emitted.
- two or more different wavelengths of light may be emitted by differentiating the shapes of nanostructures, thereby obtaining white light from a single device.
- FIGS. 13A through 13F are cross-sectional views illustrating main processes of a method of manufacturing a nanostructure semiconductor light emitting device according to another embodiment of the present inventive concept (e.g., a planarizing process).
- a mask 123 having a plurality of openings H and an etch stop layer interposed therein may be formed on a base layer 122 formed on a substrate 121 .
- the mask 123 may include a first material layer 123 a formed on the base layer 122 and a second material layer 123 b formed on the first material layer 123 a .
- An etching rate of the second material layer 123 b may be higher than that of the first material layer 123 a.
- the openings H may have different shapes.
- three different groups of openings may be formed. Openings A2 of a second group have an interval d1 therebetween, identical to an interval d1 between openings A1 of a first group.
- the openings A2 of the second group may have a width w2 greater than a width w1 of the openings A1 of the first group.
- Openings A3 of a third group may have a width w1 identical to the width w1 of the openings A1 of the first group.
- the openings A3 of the third group may have an interval d2 therebetween greater than the interval d1 between the openings A1 of the first group.
- an increase in an interval between the openings indicates a relative increase in a contact amount of source gas with regard to the same area, and thus, a growth speed of nanocores 125 a may be relatively fast.
- the increase in width of the opening indicates a relative reduction in the contact amount of source gas in the same area, and thus, the growth speed of the nanocores 125 a may be relatively slow.
- the nanocores 125 a may have different heights for respective groups, for example, three groups, due to the difference in growth speed of the nanocores 125 a between the width of the opening and the interval between the openings as illustrated in FIG. 13B .
- planarization may be performed in the present process to form an appropriate level (e.g., L 1 as illustrated in FIG. 13B ) as illustrated in FIG. 13C , thereby achieving a uniform height of the nanocores 125 a for each group.
- the planarization process may be easily performed without damage to the nanocores 125 a.
- the mask 125 may be partially removed using the etch stop layer to expose side surfaces of the planarized nanocores 125 a as illustrated in FIG. 13C . That is, in a planarizing process according to an embodiment of the present inventive concept, only the second material layer 123 b may be removed and the first material layer 123 a may remain intact.
- an active layer 125 b and a second conductivity-type semiconductor layer 125 c may be sequentially grown on the surfaces of the plurality of nanocores 125 a as illustrated in FIG. 13D .
- a light emitting nanostructure 125 may have a core-shell structure in which the first conductivity-type semiconductor is provided as the nanocores 125 a , and the active layer 125 b and the second conductivity-type semiconductor layer 125 c surrounding the nanocore 125 a are provided as shell layers.
- a portion of the active layer grown on the top surface (e.g., c-plane) of the nanocore 125 a may have a lower content of indium than a portion of the active layer 125 b grown on the side surfaces (e.g., m-plane) of the nanocore 125 a .
- the portion of the active layer 125 b grown on the top surface (c-plane) of the nanocore 125 a may emit light having a wavelength outside of an intended wavelength range.
- a process of removing a portion of the active layer formed on a crystal plane of the nanocore, from which light having a wavelength beyond a desired wavelength range may be emitted may be additionally performed as illustrated in FIGS. 13E and 13F .
- a contact electrode 126 may be formed on the light emitting nanostructures 125 .
- an insulating protective layer 127 may be formed on the contact electrode 126 .
- the insulating protective layers 127 may be formed to fill spaces between the light emitting nanostructures 125 .
- the contact electrode 126 may be formed of a material suitable for ohmic contact with the second conductivity-type semiconductor layer 125 c .
- the contact electrode 126 may include a material such as Ag, Ni, Al, Rh, Pd, Ir, Ru, Mg, Zn, Pt, Au, or the like, and may have a structure of two or more layers, for example, a layer structure of Ni/Ag, Zn/Ag, Ni/Al, Zn/Al, Pd/Ag, Pd/Al, Ir/Ag, Ir/Au, Pt/Ag, Pt/Al, Ni/Ag/Pt, or the like.
- the contact electrode 126 may be formed by employing a transparent electrode material such as indium tin oxide (ITO), and griffin may be employed if necessary.
- ITO indium tin oxide
- Electric insulating materials providing a passivation structure through semiconductor process may be used as the insulating protective layers 127 .
- Materials such as SiO 2 or SiN X may be used as the insulating protective layers 127 .
- materials such as Tetraethyl Ortho Silane (TEOS), Borophosphosilicate Glass (BPSG), CVD-SiO 2 , Spin-on Glass (SOG), and Spin-on Dielectric (SOD) may be used as the insulating protective layers 127 .
- a first etching process of selectively removing an insulating protective layer 127 to expose the upper surface of the light emitting nanostructures 125 is applied, after which a second etching process of removing portions of the active layer disposed on the other plane (upper surface) of the nanocore 125 a together with the contact electrode 126 may be performed.
- the insulating protective layer 127 is removed to a desired height (e.g., line L 2 in FIG. 13E ) by using dry etching or wet etching as the selective etching process to the insulating protective layer 127 .
- a desired height e.g., line L 2 in FIG. 13E
- plasma belonging to a CF group may be used for dry etching
- an etchant having HF such as BOE may be used for wet etching.
- the contact electrode 126 , active layer 125 b and a second conductivity-type semiconductor layer 125 c may be removed from the exposed upper surface of the light emitting nanostructure 125 .
- the remaining active layer 125 b may be provided only in a side surface of the nanocore 125 a . Since the side surface of the nanocore 125 a has a specific crystal plane, the remaining active layer 125 b may have the desired accurate wavelength characteristics.
- proper process conditions and etchants may be selected according to the material of the light emitting nanostructure 125 and the contact electrode 126 .
- the contact electrode 126 is ITO, and the light emitting nanostructure 125 is a nitride single crystal
- plasma etching process may be used, and Cl 2 , BCl 3 , Ar, or combinations thereof may be used as plasma gas.
- the upper surface of the light emitting nanostructure 125 may have a non-planar surface.
- the upper surface of the light emitting nanostructure 125 may have various shapes according to conditions of the etching process and the etchant, it can be formed to have a nearly hemispherical shape structure. Since the upper surface of the light emitting nanostructure 125 obtained through the present embodiment of FIG. 13F , has a optical surface suitable for light extraction efficiency, the luminous efficiency may be improved.
- FIGS. 14 and 15 illustrate examples of a backlight unit to which a semiconductor light emitting device package according to an embodiment of the present inventive concept is applied.
- a backlight unit 1000 includes at least one light source 1001 mounted on a substrate 1002 and at least one optical sheet 1003 disposed thereabove.
- the light source 1001 may be a semiconductor light emitting device package having the above-described structure or a structure similar thereto.
- the light source 1001 in the backlight unit 1000 of FIG. 14 emits light toward a liquid crystal display (LCD) device disposed thereabove, whereas a light source 2001 mounted on a substrate 2002 in a backlight unit 2000 of FIG. 15 emits light laterally and the light is incident to a light guide plate 2003 such that the backlight unit 2000 may serve as a surface light source.
- the light travelling to the light guide plate 2003 may be emitted upwardly and a reflective layer 2004 may be formed below a lower surface of the light guide plate 2003 in order to improve light extraction efficiency.
- FIG. 16 is an exploded perspective view illustrating an example of a lighting device to which a semiconductor light emitting device package according to an embodiment of the present inventive concept is applied.
- a lighting device 3000 of FIG. 16 is exemplified as a bulb-type lamp, and includes a light emitting module 3003 , a driving unit 3008 and an external connector unit 3010 .
- the light emitting module 3003 may include a light source 3001 having the above-described semiconductor light emitting device package structure or a structure similar thereto and a circuit board 3002 having the light source 3001 mounted thereon.
- the first and second connection electrodes of the semiconductor light emitting device may be connected to an electrode pattern of the circuit board 3002 .
- a single light source 3001 is mounted on the circuit board 3002 ; however a plurality of light sources may be mounted thereon as necessary.
- the external housing 3006 may serve as a heat radiating unit, and may include a heat sink plate 3004 in direct contact with the light emitting module 3003 to thereby improve heat dissipation, and a heat radiating fin 3005 surrounding a lateral surface of the lighting device 3000 .
- the cover unit 3007 may be disposed above the light emitting module 3003 and have a convex lens shape.
- the driving unit 3008 may be disposed inside the internal housing 3009 and connected to the external connector unit 3010 such as a socket structure to receive power from an external power source.
- the driving unit 3008 may convert the received power into power appropriate for driving the semiconductor light emitting device 3001 of the light emitting module 3003 and supply the converted power thereto.
- the driving unit 3008 may be provided as an AC-DC converter, a rectifying circuit part, or the like.
- FIG. 17 illustrates an example of a headlamp to which a semiconductor light emitting device package according to an embodiment of the present inventive concept is applied.
- a headlamp 4000 used in a vehicle or the like may include a light source 4001 , a reflective unit 4005 and a lens cover unit 4004 , the lens cover unit 4004 including a hollow guide part 4003 and a lens 4002 .
- the light source 4001 may include at least one semiconductor light emitting device package having the above-described structure or a structure similar thereto.
- the headlamp 4000 may further include a heat radiating unit 4012 outwardly dissipating heat generated in the light source 4001 .
- the heat radiating unit 4012 may include a heat sink 4010 and a cooling fan 4011 in order to effectively dissipate heat.
- the headlamp 4000 may further include a housing 4009 , allowing the heat radiating unit 4012 and the reflective unit 4005 to be fixed thereto and supporting them.
- One surface of the housing 4009 may be provided with a central hole 4008 into which the heat radiating unit 4012 is inserted to be coupled thereto.
- the other surface of the housing 4009 bent in a direction perpendicular to one surface of the housing 4009 may be provided with a forwardly open hole 4007 such that light generated in the light source 4001 may be reflected by the reflective unit 4005 disposed above the light source 4001 , pass through the forwardly open hole 4007 , and be emitted outwardly.
- constant optical properties may be provided on entire areas of active layers, since active layers may be grown on a specific crystal plane even in a case in which a nanostructure semiconductor light emitting device is employed, and luminous extraction efficiency may be greatly enhanced by forming upper surfaces of a light emitting nanostructures to have non-planar shapes. Additionally, a leakage current generated on active layers to be disposed on an upper surface of nanostructure semiconductor light emitting device may also be prevented.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Led Devices (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
Abstract
Description
- This application claims priority to, and benefit of Korean Patent Application No. 10-2013-0122225, filed on Oct. 14, 2013, with the Korean Intellectual Property Office, the entire content of which is hereby incorporated by reference.
- The present disclosure relates to a nanostructure semiconductor light emitting device.
- A semiconductor light emitting device such as a light emitting diode (LED) is a device including materials emitting light, and may convert energy generated through the recombination of electrons and electron holes within a junction semiconductor into light to be emitted therefrom. Light emitting diodes are widely used in lighting devices and display devices as lighting sources, and development thereof has accordingly been accelerated.
- Recently, a semiconductor light emitting device having a nanostructure and a manufacturing technique thereof have been proposed in order to increase luminous efficiency through improved crystallinity and an increased light emitting area. A semiconductor light emitting device having a nanostructure may generate a relatively low amount of heat and have an increased surface area due to the nanostructure, such that a light emitting area thereof may be increased to enhance luminous efficiency. In addition, an active layer may be obtained from a non-polar surface or a semi-polar surface, preventing luminous efficiency from deteriorating due to polarization and improving droop characteristics.
- When different crystal planes are disposed on an upper surface of nanostructure, even in the case in which the active layers are grown under the same conditions, active layer regions disposed on an upper surface of the nanostructure may have different compositions from those of other regions, and thereby generating light having a wavelength thereof different from a wavelength of light generated from other regions. Meanwhile, since active layers disposed on an upper surface of the nanostructure are relatively thin, a problem also exists in which leakage current may possibly be generated.
- An aspect of the present disclosure may provide a nanostructure semiconductor light emitting device having stable luminous efficiency by resolving problems of unstable wavelengths in emitted light and leakage current created in an upper surface of the nanostructure.
- One aspect of the present disclosure relates to a nanostructure semiconductor light emitting device including a base layer, an insulating layer, and a plurality of light emitting nanostructures. The base layer is formed of a first conductivity-type semiconductor. The insulating layer is disposed on the base layer and has a plurality of openings through which regions of the base layer are exposed. Each of the plurality of light emitting nanostructures is disposed on the exposed regions of the base layer and includes a nanocore formed of a first conductivity-type semiconductor, and an active layer and a second conductivity-type semiconductor layer which are sequentially disposed on side surfaces of the nanocore. Upper surfaces of the light emitting nanostructures are non-planar and contain portions free of the second conductivity-type semiconductor layer in order to prevent light emissions during device driving.
- The upper surfaces of the light emitting nanostructures may contain portions free of the second conductivity-type semiconductor layer and the active layer, whereby the nanocore may be exposed.
- The side surfaces of the nanocore may have a crystal plane and the active layer may be disposed on the side surfaces of the nanocore.
- The side surfaces of the nanocore may have a crystal plane that is perpendicular to an upper surface of the base layer.
- The light emitting nanostructure and the base layer may be formed of nitride single crystals.
- The side surfaces of the nanocore may have a non-polar plane.
- The non-planar upper surfaces of the light emitting nanostructure may have a convex or concave shape.
- The non-planar upper surfaces of the light emitting nanostructures may be uneven surfaces.
- The nanostructure semiconductor light emitting device may further include a contact electrode disposed on surfaces of the second conductivity-type semiconductor layers, wherein the non-planar upper surfaces of the light emitting nanostructures may be free of the contact electrode thereon.
- A group of nanocores among the plurality of nanocores may have cross-sectional areas different from cross-sectional areas of a remaining group of nanocores among the plurality of nanocores.
- A group of nanocores among the plurality of nanocores may have an interval therebetween different from an interval between a remaining group of nanocores among the plurality of nanocores.
- Another aspect of the present disclosure encompasses a nanostructure semiconductor light emitting device including a base layer, an insulating layer, a plurality of nanocores, active layers, and second conductivity-type semiconductor layers. The base layer includes a first conductivity-type semiconductor. The insulating layer is disposed on the base layer and has a plurality of openings through which regions of the base layer are exposed. Each of the plurality of nanocores is disposed on the exposed regions of the base layer and formed of a first conductivity-type semiconductor. The active layers and second conductivity-type semiconductor layers, are sequentially disposed on side surfaces of the nanocores. The side surfaces of the nanocores are a crystal plane (e.g. m-plane), and the upper surfaces of the nanocores are non-planar.
- The active layers may be disposed on the side surfaces of the nanocores.
- The side surfaces of the nanocores may be crystal planes that are perpendicular to an upper surface of the base layer.
- The light emitting nanostructures and the base layers may be nitride single crystals, and the side surfaces of the nanocores may include a non-polar plane.
- Still another aspect of the present disclosure relates to a nanostructure semiconductor light emitting device including a base layer, an insulating layer, and a plurality of light emitting nanostructures. The base layer is formed of a first conductivity-type semiconductor. The insulating layer is disposed on the base layer and has a plurality of openings through which regions of the base layer are exposed. Each of plurality of light emitting nanostructures is disposed on the exposed regions of the base layer and includes a nanocore formed of a first conductivity-type semiconductor, and an active layer and a second conductivity-type semiconductor layer which are sequentially disposed on side surfaces of the nanocore. Upper surfaces of the light emitting nanostructures are non-planar and contain portions free of the active layer.
- The above and other aspects, features and other advantages of the present disclosure will be more clearly understood from the following detailed description taken in conjunction with the accompanying drawings, in which like reference characters may refer to the same or similar parts throughout the different views. The drawings are not necessarily to scale, emphasis instead being placed upon illustrating the principles of the embodiments of the present inventive concept. In the drawings, the thickness of layers and regions may be exaggerated for clarity.
-
FIG. 1 is a cross-sectional view of a nanostructure semiconductor light emitting device according to an embodiment of the present inventive concept. -
FIGS. 2A and 2B are views illustrating examples of a nanocore employed in an embodiment of the present inventive concept. -
FIGS. 3A through 3E are cross-sectional views illustrating main processes of a method of manufacturing a nanostructure semiconductor light emitting device according to an embodiment of the present inventive concept. -
FIGS. 4A through 4E are cross-sectional views illustrating main processes of an electrode formation process for a resultant product of the process illustrated inFIG. 3D . -
FIG. 5 is a cross-sectional view of a nanostructure semiconductor light emitting device according to another embodiment of the present inventive concept. -
FIGS. 6A through 6H are cross-sectional views illustrating respective main processes of a method of manufacturing a nanostructure semiconductor light emitting device according to another embodiment of the present inventive concept. -
FIGS. 7A and 7B are mimetic diagrams respectively illustrating heat treatment processes applied toFIGS. 6D and 6E . -
FIGS. 8A and 8B are side cross-sectional views illustrating shapes of an opening that may be formed in a mask employed in an embodiment of the present inventive concept. -
FIGS. 9A and 9B are photographed images of an upper surface of nanostructures obtained from the first embodiment of present inventive concept. -
FIGS. 10A and 10B are photographed images of an upper surface of nanostructures obtained from the second embodiment of present inventive concept. -
FIGS. 11A and 11B are photographed images of an upper surface of nanostructures obtained from the third embodiment of present inventive concept. -
FIGS. 12A through 12C are cross-sectional views illustrating various examples of nano-light emitting structures employed in an embodiment of the present inventive concept. -
FIGS. 13A through 13F are cross-sectional views illustrating main processes of a method of manufacturing a nanostructure semiconductor light emitting device according to another embodiment of the present inventive concept (a planarizing process introduction). -
FIGS. 14 and 15 illustrate examples of a backlight unit to which a semiconductor light emitting device package according to an embodiment of the present inventive concept is applied. -
FIG. 16 illustrates an example of a lighting device to which a semiconductor light emitting device package according to an embodiment of the present inventive concept is applied. -
FIG. 17 illustrates an example of a headlamp to which a semiconductor light emitting device package according to an embodiment of the present inventive concept is applied. - Exemplary embodiments of the present inventive concept will now be described in detail with reference to the accompanying drawings.
- The present disclosure may, however, be exemplified in many different forms and should not be construed as being limited to the specific embodiments set forth herein. Rather, these embodiments of present inventive concept are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the present disclosure to those skilled in the art.
- In the drawings, the shapes and dimensions of elements may be exaggerated for clarity, and the same reference numerals will be used throughout to designate the same or like elements.
-
FIG. 1 is a side cross-sectional view of a nanostructure semiconductor light emitting device according to an embodiment of the present inventive concept. - As illustrated in
FIG. 1 , a nanostructure semiconductorlight emitting device 10 according to an embodiment of the present inventive concept may include abase layer 12 formed of a first conductivity-type semiconductor and a plurality oflight emitting nanostructures 15 formed on thebase layer 12. - The
base layer 12 may be formed on asubstrate 11, providing a growth surface for thelight emitting nanostructures 15, as well as electrically connecting one polarity of the plurality oflight emitting nanostructures 15. - The
substrate 11 may be an insulating substrate, a conductive substrate or a semiconductor substrate. For example, thesubstrate 11 may be formed of sapphire, SiC, Si, MgAl2O4, MgO, LiAlO2, LiGaO2, or GaN. Thebase layer 12 may be a nitride semiconductor containing AlxInyGa1−x−yN (0≦x≦1, 0≦y≦1, 0≦x+y≦1) and be doped with n-type impurities such as silicon (Si) in order to have a specific conductivity type. - An insulating
layer 13 having openings H may be formed on thebase layer 12 and the openings H may be provided for growth of thelight emitting nanostructures 15. Thebase layer 12 may be exposed through the openings H and nanocores 15 a may be formed on exposed regions of thebase layer 12. The insulatinglayer 13 may be used as a mask for growth of thenanocores 15 a. The insulatinglayer 13 may be formed of an insulating material that may be used in a semiconductor process, such as SiO2 or SiNx. - The
light emitting nanostructures 15 may each include the nanocore 15 a formed of a first conductivity-type semiconductor, and anactive layer 15 b and a second conductivity-type semiconductor layer 15 c sequentially formed on surfaces of thenanocores 15 a. - The
active layer 15 b may have a multi-quantum well (MQW) structure in which quantum well and quantum barrier layers are alternately stacked. For example, when theactive layer 15 b is formed of a nitride semiconductor, a GaN/InGaN structure may be used, but a single quantum well (SQW) structure may also be used. The second conductivity-type semiconductor layer 15 c may be a crystal containing p-type AlxInyGa1−x−yN. The second conductivity-type semiconductor layer 15 c may include an electron blocking layer (not illustrated) in a portion thereof adjacent to theactive layer 15 b. The electron blocking layer may have a multilayer structure in which a plurality of layers having different compositions of n-type AlxInyGa1−x−yN are stacked, or may include at least one layer composed of AlyGa(1−y)N. The electron blocking layer may have a greater band gap than that of theactive layer 15 b to prevent electrons from flowing to the second conductivity type (e.g., p-type)semiconductor layer 15 c. - Upper surfaces of the
light emitting nanostructures 15 may be non-planar. As illustrated inFIG. 1 , the upper surfaces of thelight emitting nanostructures 15 may be pyramidal while the cross section thereof may be triangular. - On the non-planar upper surface P of the
nanocore 15, theactive layer 15 b and the second conductivity-type semiconductor layer 15 c may be etched and a surface of thenanocore 15 may be exposed. Accordingly, the upper surfaces of thenanocores 15 a may be provided as portions of non-planar upper surfaces P of thelight emitting nanostructures 15. Those non-planar upper surfaces P may operate as optical interfaces having an advantage in emitting light from theactive layers 15 b of thelight emitting nanostructures 15. - In the structure of an embodiment of the present inventive concept, the
active layer 15 b may be present only on side surfaces of the nanocore 15 a and not on the upper surface thereof. - In an embodiment of the present inventive concept, since the side surfaces of the nanocore 15 a may have a specific crystal plane, the
active layer 15 b may be formed on the specific crystal plane. When theactive layers 15 b are grown on different crystal planes, thicknesses and contents of particular ingredients of theactive layers 15 b may be changed even when theactive layers 15 b are simultaneously grown under the same growth condition. As a result, the optical characteristics of theactive layers 15 b may be changed according to the crystal planes. However, according to the structure of an embodiment of the present inventive concept, by removing the active layer disposed on the upper surfaces of thenanocores 15 a, most of theactive layers 15 a may be disposed on the specific crystal plane of the side surfaces of the nanocore 15 a, whereby required optical characteristics may be maintained. - Since the side surfaces of the nanocore 15 a may be provided as the specific crystal plane, most of the
active layers 15 b may be formed on only the side surfaces of the nanocore 15 a, and the occurrence of differences in optical properties due to differences in the crystal planes may be prevented. - The nanostructure semiconductor light emitting device according to an embodiment of the present inventive concept may include a contact electrode formed in spaces between the light emitting structures. As illustrated in
FIG. 1 , thecontact electrode 16 is not present on the upper surfaces of thelight emitting nanostructures 15, and may be disposed to avoid direct contact with thenanocores 15 a which are first conductivity-type semiconductor layers. - By employing the structure in which current is not applied to the upper surfaces of
nanocores 15 a, the problem of leakage current may be resolved. Since thicknesses of semiconductor layers including the active layer and the second conductivity-type semiconductor layer grown on the upper surfaces of thenanocores 15 a are smaller than thicknesses of semiconductor layers including the active layer and the second conductivity-type semiconductor layer grown on other regions including the side surface of the nanocores, the leakage current may be concentrated. Such problems may be resolved in the structure according to an embodiment of the present inventive concept. - An insulating
protective layer 17 may be formed on the upper surfaces of thelight emitting nanostructures 15. The insulatingprotective layer 17 may prevent an undesired exposure of the light emitting nanostructures, such as theactive layer 15 b and the like. Even after the contact electrode is formed, spaces may exist between the light emitting nanostructures, and the insulatingprotective layer 17 may be formed to fill the space. However, the present disclosure is not limited thereto. For example, in other embodiments of the present inventive concept, the electrode element such as the contact electrode may be formed to fill the spaces between the light emitting nanostructures. - As illustrated in
FIG. 1 , the nanostructure semiconductorlight emitting device 10 may include afirst electrode 19 a and a second electrode 19 b. Thefirst electrode 19 a may be disposed on an exposed region of thebase layer 12 including a first conductivity-type semiconductor. In addition, the second electrode 19 b may be disposed on an exposed region in which thecontact electrode 16 is extended. - The
light emitting nanostructures 15 employed in an embodiment of the present inventive concept will be described in detail with reference toFIGS. 2A and 2B . - As illustrated in
FIG. 2A , thenanocore 15 a may include a main part M providing side surfaces having a first crystal plane in a growth direction and an upper part T providing surfaces having a second crystal plane different from the first crystal plane. - When nanocore 25 has a hexagonal crystal structure such as a nitride single crystal, the first crystal plane may be a non-polar plane (m-plane), and the second crystal plane may be a plurality of a semi-polar plane (r-plane). The upper part T of
nanocores 25 may be a hexagonal pyramid rod structure, like the nanocore 15 a illustrated inFIG. 1 . - Even when
active layers 15 b (seeFIG. 1 ) are grown on the surfaces of thenanocores 25 through the same process, a composition of theactive layer 15 b (in particular, the content of indium) may be different due to differences in characteristics of the respective crystal planes. - Consequently, a wavelength of light generated in the active layers grown on the upper surfaces (r-plane) of the
nanocore 25 may be different from a wavelength of light generated in the active layers grown on the side surfaces (m-plane) of the nanocore 15 a. The difference in wavelengths of light may be problematic and considered to be a defect in implementing uniform light having a desired wavelength. In addition, semiconductor layers are grown on an upper surface, which is a semi-polar plane while being a relatively thin; accordingly, a problem may occur in which a leakage current is concentrated thereon. - To resolve such problems, as illustrated in
FIG. 1 , a region of the active layer and a second conductivity-type semiconductor layer disposed on an upper surface of nanocore may be removed, whereby the amount of leakage may be decreased, and luminance efficiency may be enhanced. In addition, by disposing the active layer only on a side surface of the nanocore, the wavelength of the generated light may become more precise. - When the crystal plane of the upper surfaces of the nanocore is different from that of the side surface of the nanocore, the embodiment of
FIG. 1 may be applied to the nanocore illustrated inFIG. 2A , as well as to other nanocores having a range of crystal structures and shapes. For example, the embodiment ofFIG. 1 may also be applied to a type of nanocore in which the upper surface of nanocore is not a semi-polar plane. - As illustrated in
FIG. 2B , ananocore 25′ has a main part M providing a side surface having a first crystal plane r as well as an upper surface T of which a crystal plane is different from that of the first crystal plane, exemplified as being a plane c′ which is not substantially a semi-polar plane. - In this configuration, due to differences in characteristics of the respective crystal planes, the composition of the active layers or the thickness of the semiconductor layer grown thereon may be different, and differences in wavelengths of generated light and an occurrence of leakage current may be caused. As illustrated in
FIG. 1 , current flowing in the active layer on the upper surface T of thenanocore 25′ may be prevented by removing the region of the active layer and the second conductivity-type semiconductor layer disposed on an upper surface T of thenanocore 25′. Consequently, a nanostructure semiconductor light emitting device having a high degree of luminous efficiency may be provided. - Although in the embodiment illustrated in
FIG. 1 , a configuration in which the active layers are not present on the upper surfaces of the nanocore is exemplified, substantial light emissions may be prevented when the active layers disposed on other crystal planes are driven by only removing a second conductivity-type semiconductor layer only, even when active layers are present on the upper surfaces of the nanocores. For example, the active layer disposed on the upper surfaces of the nanocores may be prevented from emitting light by only removing second conductivity-type semiconductor layers (the crystal plane thereof is different from that of the side surface) disposed on the upper surfaces of the nanocores, and forming an insulating protective layer on the active layer. - Selectively removing the layers disposed on the upper surfaces of the nanocore may be implemented through an etching process.
FIGS. 3A through 3E are cross-sectional views illustrating main processes of a method of manufacturing a nanostructure semiconductor light emitting device according to an embodiment of the present inventive concept. - As illustrated in
FIG. 3A , the insulatinglayer 23 formed of a first conductivity-type semiconductor may be disposed as a mask on thebase layer 22, and a plurality ofnanocores 25 a may be disposed on exposed regions of thebase layer 22. - The
base layer 22 may be formed on asubstrate 21, providing a crystal growth surface for growing light emitting nanostructures thereon, as well as electrically connecting one polarity of the light emitting nanostructures. Thus, thebase layer 22 may be formed as a semiconductor single crystal having electrical conductivity. When thebase layer 22 is directly grown, thesubstrate 21 may be a crystal growth substrate. - The
base layer 22 may be a nitride semiconductor containing Al2InyGa1−x−yN (0≦x≦1, 0≦y≦1, 0≦x+y≦1), and be doped with n-type impurities such as silicon (Si). In this case, thesubstrate 21 may be formed of sapphire, SiC, Si, MgAl2O4, MgO, LiAlO2, LiGaO2, or GaN. - Referring to
FIG. 3A , the insulatinglayer 23 may have a plurality of openings H through which regions of thebase layer 22 may be exposed. The insulatinglayer 23 may expose the regions of thebase layer 22 by forming the plurality of openings H after depositing an insulating material on thebase layer 22. The insulatinglayer 23 may be formed of an insulating material such as SiO2 or SiN. The openings H may have a width determined in consideration of a desired width of the light emitting nanostructures. For example, the openings H may be formed to have a width of 500 nm or less. Further, the openings H may be formed to have a width of 200 nm. Cross-sectional shapes and arrangements of the openings H may be variously formed; for example, the openings H may have various cross-sectional shapes such as a polygonal shape, a quadrangular shape, an elliptical shape, a circular shape or the like. - The
nanocores 25 a may be obtained by selectively growing a first conductivity-type semiconductor using the insulatinglayer 23 as a mask. The first conductivity-type semiconductor of thenanocores 25 a may be an n-type nitride semiconductor, and, for example, may be a crystal containing an n-type AlxInyGa1−x−yN (0≦x≦1, 0≦y≦1, 0≦x+y≦1). The first conductivity-type semiconductor configuring thenanocores 25 a may be identical to that of thebase layer 22. For example, thebase layer 22 and thenanocores 25 a may be formed of an n-type GaN. - A nitride single crystal configuring the
nanocores 25 a may be formed using a metal organic chemical vapor deposition (MOCVD) or a molecular beam epitaxy (MBE) process. The crystal may only be grown on the regions of thebase layer 12 exposed through the openings, rather than being formed on the insulatinglayer 23, whereby desirednanocores 25 a may be provided. The upper surfaces T of thenanocores 25 a may have a crystal plane different from that of the side surfaces of the nanocore 25 a. In an embodiment of the present inventive concept, the nanocore may have a rod shape, but the present inventive concept is not limited thereto. For example, the nanocore may have a polypyramidal shape such as a hexagonal pyramid shape. The shape of the nanocore may be realized by adjusting growth conditions such as growth temperature, growth pressure, and flow amount of a source gas. - Next, as illustrated in
FIG. 3B , anactive layer 25 b and a second conductivity-type semiconductor layer 25 c may be sequentially grown on surfaces of the plurality ofnanocores 25 a. - Through the process described above,
light emitting nanostructures 25 may have a core-shell structure in which the first conductivity-type semiconductor layer is provided as thenanocores 25 a, and theactive layer 25 b and the second conductivity-type semiconductor layer 25 c surrounding therespective nanocores 25 a are provided as shell layers. - The
active layer 25 b may have a multiple quantum well (MQW) structure in which quantum well layers and quantum barrier layers are alternately stacked. For example, theactive layer 25 b may have a GaN/InGaN structure in the case of a nitride semiconductor. Here, theactive layer 25 b may also have a single quantum well (SQW) structure. - The second conductivity
type semiconductor layer 25 c may be a crystal containing p-type AlxInyGa1−x−yN. The second conductivity-type semiconductor layer 25 c may include an electron blocking layer (not illustrated) in a portion thereof adjacent to theactive layer 25 b. The electron blocking layer (not illustrated) may have a multilayer structure in which a plurality of layers having different compositions of n-type AlxInyGa1−x−yN are stacked or may have at least one layer configured of AlyGa(1−y)N. The electron blocking layer (not illustrated) may have a greater band gap than that of theactive layer 25 b, thus preventing electrons from flowing to the second conductivity-type (e.g., p-type)semiconductor layer 25 c. - As illustrated in
FIG. 3B , each of the plurality ofnanocores 25 a may include a main part providing side surfaces having a first crystal plane in a growth direction and an upper part T (seeFIG. 3A ) providing an upper surface having a second crystal plane different from the first crystal plane. - When the
base layer 22 is a nitride single crystal including an upper surface having a c-plane, the side surfaces of the main part of thenanocores 25 a may have a crystal plane being perpendicular to the growth surface of thebase layer 22, that is, non-polar (m-) plane, and the upper surface of the upper part may have a c-plane that is perpendicular to the m-plane. In this manner, the surfaces of thenanocore 25 may be configured of a plurality of different crystal planes. - Thus, as described above, even when the
active layer 25 b is grown on the surfaces of the nanocore 25 a through the same process, a composition of theactive layer 25 b (in particular, the content of indium) may be different due to differences in characteristics of the respective crystal planes. - Specifically, although the
active layer 25 b is grown through the same process, portion II of theactive layer 25 b grown on the upper surface (r-plane) of the nanocore 25 a may have a content of indium lower than that of portion I of theactive layer 25 b grown on the side surfaces (m-plane) of the nanocore 25 a. As a result, portion II of theactive layer 25 b grown on the upper surface (r-plane) of the nanocore 25 a may emit light having a wavelength longer than desired. - In addition, portions II of active layer disposed on the upper surface (r-plane) of the nanocore 25 a may be grown to be thinner than the portions I of the active layer disposed on the side surface (m-plane) of the nanocore 25 a. As a result, the problem may occur in which current leaks on the portions II of the active layer disposed on the upper surface (r-plane) of the nanocore 25 a.
- Thus, in an embodiment of the present inventive concept, a process of removing portions II of the active layer formed on other crystal planes of the nanocore may be additionally undertaken. Such process is illustrated in
FIGS. 3C and 3D . - First, a
contact electrode 26 may be formed on thelight emitting nanostructures 25 as illustrated inFIG. 3C . Additionally, an insulatingprotective layer 27 may be formed on thecontact electrode 26. The insulatingprotective layer 27 may be formed to fill spaces between thelight emitting nanostructures 25. - The
contact electrode 26 may be formed of a material suitable for ohmic contact with the second conductivity-type semiconductor layer. Thecontact electrode 26 may include a material such as Ag, Ni, Al, Rh, Pd, Ir, Ru, Mg, Zn, Pt, Au, or the like, and may have a structure of two or more layers, for example, a layer structure of Ni/Ag, Zn/Ag, Ni/Al, Zn/Al, Pd/Ag, Pd/Al, Ir/Ag, Ir/Au, Pt/Ag, Pt/Al, Ni/Ag/Pt, or the like. Thecontact electrode 26 may be formed by employing a transparent electrode material such as indium tin oxide (ITO), and graphene may be employed if necessary. - Electric insulating materials providing a passivation structure through semiconductor process may be used as an insulating
protective layer 27. Materials such as SiO2 or SiNX may be used as an insulatingprotective layer 27. In more detail, to easily fill the spaces between the light emitting nanostructures, materials such as Tetra Ethyl Ortho Silane (TEOS), Boro Phospho Silicate Glass (BPSG), CVD-SiO2, Spin-on Glass (SOG), and Spin-on Dielectric (SOD) may be used as the insulatingprotective layer 27. - In an embodiment of the present inventive concept, the
contact electrode 26 may be provided in the form of a thin layer on surfaces of thelight emitting nanostructure 25, and fill spaces on thecontact electrode 26 with the insulatingprotective layer 27 operating as a passivation layer. In another embodiment of the present inventive concept, a method of filling the spaces between thelight emitting nanostructures 25 by forming a contact electrode with thick films like the insulatingprotective layer 27 may be employed. Thecontact electrode 26 may be obtained by forming a seed layer suitable for ohmic contact, on surfaces of the light emitting nanostructures, and then performing electroplating thereon. For example,contact electrode 26 may be formed by sputtering Ag/Ni/Cr layers to a seed layer, and then performing electroplating thereon. - As illustrated in
FIG. 3D , the upper surface T of thelight emitting structure 25 may be exposed by applying the etching process of selectively removing the insulatingprotective layer 27. In the process of selectively removing the insulating protective layer of an embodiment of the present inventive concept, oxidation films may be removed to a desired height EL by using dry or wet etching. For example, when the insulatingprotective layer 27 is an oxidation film or a similar group, plasma belonging to carbon-fluoride (CF) group may be used for the dry etching, and an etchant containing hydrogen-fluoride (HF) such as buffered oxide etchant (BOE) may be used for the wet etching. - A contact electrode may be formed on the regions of the light emitting nanostructure exposed by the selective etching process. In addition, etching process may be performed to remove the portions of the active layer disposed on the other crystal plane (upper surface) of the
nanocores 25 a together with thecontact electrode 26. As a result, as illustrated onFIG. 3E , on the upper surface of the nanocores, the portions of the active layer disposed on the other crystal plane (upper surface) of thenanocores 25 a may be removed, whereby remaining portions of the active layer (e.g., 25 b and 25 c) may only be disposed on the side surfaces of thenanocores 25 a. Since the side surfaces of thenanocores 25 a have a specific crystal plane, the remaining portions of theactive layer 25 a may accurately exhibit desired wavelength characteristics and may prevent the occurrence of the leakage current. - In the nanocore 25 a, since the side surfaces thereof may generally have a larger area than that of the upper surfaces thereof, effects due to a reduction in light emitting area may not be significant. In particular, when the nanocore 25 a has a high aspect ratio, improvements in luminescence properties may be more significant than the defect due to a reduction in light emitting area.
- In addition, as illustrated in
FIG. 3E , a non-planar surface may be formed on the upper surfaces of thelight emitting nanostructures 25. Depending on the etching process conditions and etchant type, the upper surfaces of thelight emitting nanostructures 25 may have various shapes, and may have a hexagonal pyramid structure as illustrated inFIG. 3E . - Accordingly, by providing the upper surfaces of the
light emitting nanostructures 25 as optically unstable surfaces, the luminous efficiency may be enhanced in comparison with a structure in which the entire upper surfaces of the light emitting nanostructures are planes. Simulation results illustrates a 2% increase in the luminous efficiency in a case in which the upper surfaces of the light emitting nanostructures have a hexagonal pyramid structure in comparison to a case in which the upper surfaces of the light emitting nanostructures are planes. - In the etching process on the
contact electrode 26 and the light emitting nanostructures, whether to use dry or wet etching, the etching conditions, and etchant type may be selected according to the materials forming thecontact electrode 26 and the light emitting nanostructures. For example, when thecontact electrode 26 are formed of ITO and thelight emitting nanostructures 25 are made of a nitride single crystal, plasma etching process may be used, and Cl2, BCl3, Ar or the combination thereof may be used as plasma gas. In addition, the shape of the upper surfaces of the light emitting nanostructures may be variously altered by the selection of the etchant and by controlling the process conditions. More detail will be provided in the following embodiments. - In a nanostructure semiconductor light emitting device, the electrodes may be formed in various structures.
FIGS. 4A through 4E are cross-sectional views illustrating main processes of an electrode formation process. - As illustrated in
FIG. 4A , afirst passivation layer 28 a may be additionally formed on thelight emitting nanostructure 25. Thefirst passivation layer 28 a may be formed of a material that is the same as or similar to the material of the insulatingprotective layer 27. - Next, as illustrated in
FIG. 4B , a portion e1 of thebase layer 22 may be exposed by selectively removingpassivation layer 28. The exposed portion e1 may be provided for disposing a first electrode. The removing process may be implemented by using a photo lithography process. In the process, a portion of thelight emitting nanostructure 25 disposed on the desired exposed region e1 may be removed, and when the nanocores are not formed on the area in which the electrodes are disposed, the passivation layer on the desired exposed region e1 may be removed without removing the nanocores. - Next, as illustrated in
FIG. 4C , a photo resist PR is formed to define contact regions for the electrodes. In the process, selective etching process may be applied to the contact regions for the second electrode to expose a portion e2 of thecontact electrode 26. - Thereafter, as illustrated in
FIG. 4D , first andsecond electrodes second electrodes second electrodes - Next, as illustrated in
FIG. 4E , additionalsecond passivation layer 28 b may be formed, if necessary. Thesecond passivation layer 28 b may be used as theprotective layer 28 together with thefirst passivation layer 28 a. Thesecond passivation layer 28 b may be provided to protect the exposed regions of the semiconductor, also used for firmly supporting the first andsecond electrodes second passivation layer 28 b may be formed of a similar or identical material to that of thefirst passivation layer 28 a. -
FIG. 5 illustrates a light emittingsemiconductor device 20′ having a flip-chip structure implemented by changing a part (FIG. 4E ) of the processes among the detailed processes, according to another embodiment of the present inventive concept. - The light emitting
semiconductor device 20′, unlike the light emittingsemiconductor device 20 illustrated inFIG. 4E , may employ a reflection layer R for guiding light emitted from thelight emitting nanostructure 25 toward the direction of thesubstrate 21. The reflection layer R may be formed on thepassivation layer 28 a to be disposed on the upper surface of thelight emitting nanostructure 25, before forming thesecond passivation layer 28 b in the process described inFIG. 4E . The regions and positions in which the reflection layer R may be formed are not limited thereto. For example, the reflection layer R may be formed on thesecond passivation layer 28 b or on other regions. The reflection layer may be a metallic reflection layer formed of Ag or Al, or an insulation layer formed of dielectric Distributed Bragg reflector (DBR) structure. - The manufacturing method according to an embodiment of the present inventive concept may be variously modified. For example, a process of filling the nanocore using a mask as a mold structure to grow the nanocore may be advantageously used.
FIGS. 6A through 6H are cross-sectional views illustrating main processes of a method of manufacturing a nanostructure semiconductor light emitting device according to another embodiment of the present inventive concept. - As illustrated in
FIG. 6A , abase layer 52 may be provided by growing a first conductivity-type semiconductor on asubstrate 51. - The
base layer 52 may provide a crystal growth surface for growing light emitting nanostructures thereon and may electrically connect one polarity of the light emitting nanostructures. Therefore, thebase layer 52 may be formed of a semiconductor single crystal having electrical conductivity. When thebase layer 52 is directly grown, thesubstrate 51 may be a crystal growth substrate. - The
base layer 52 may be a nitride semiconductor containing AlxInyGa1−x−yN (0≦x≦1, 0≦y≦1, 0≦x+y≦1) and may be doped with n-type impurities such as silicon (Si). In this case, thesubstrate 51 may be formed of sapphire, SiC, Si, MgAl2O4, MgO, LiAlO2, LiGaO2, or GaN. - When the substrate is formed of silicon, the substrate may be warped or broken due to a difference in coefficients of thermal expansion between GaN and silicon, or possibility of defects may be increased due to a difference in lattice constant. Therefore, in this case, since defects need to be suppressed while providing stress control to suppress warping, a buffer layer having a composite structure may be used. For example, on the
substrate 51, a crystal not including Ga, such as AlN or SiC, may be used as the buffer layer in order to prevent a reaction between Si and Ga. When of the AlN layer is used as the buffer layer, an AlGaN intermediate layer may be inserted between GaN layers grown on the AlN layer to control stress generated by growing the GaN layers. - The
substrate 51 may be entirely or partially removed or patterned during a chip manufacturing process to enhance light emissions or electrical characteristics of an LED chip, before or after growing an LED structure. - For example, in the case of a sapphire substrate, a laser may be irradiated onto an interface between the
substrate 51 and thebase layer 52 through thesubstrate 51 to separate the substrate from the base layer. A silicon or silicon carbide substrate may be removed through a planarizing method, an etching method, or the like. - When the
substrate 51 is removed, a separate support substrate (not illustrated) may be used. In the support substrate, a reflective metal may be attached thereto or a reflective structure may be inserted between junction layers in order to improve light extraction efficiency of an LED chip. - When the substrate is patterned, unevenness or roughness of an inclined surface may be formed on main surfaces or both side surfaces of the substrate before or after the growth of a single crystal to improve light extraction efficiency and crystalline properties. The size of a pattern may be selected from within a range of 5 nm to 500 μm, and any pattern structure may be used as long as the pattern structure may increase light extraction efficiency using a regular or irregular pattern. The pattern may be variously formed, for example, and may have a pillar shape, a peak-and-valley shape, a semispherical shape, or the like.
- Next, as illustrated in
FIG. 6B , amask 53 having a plurality of openings H and an etch stop layer interposed therein may be formed on thebase layer 52. - The
mask 53 according to an embodiment of the present inventive concept may include afirst material layer 53 a formed on thebase layer 52, and asecond material layer 53 b formed on thefirst material layer 53 a. An etching rate of thesecond material layer 53 b may be greater than an etching rate of thefirst material layer 53 a. - The
first material layer 53 a may be provided as the etch stop layer. That is, thefirst material layer 53 a may have an etching rate lower than that of thesecond material layer 53 b under the same etching conditions. At least thefirst material layer 53 a may be formed of a material having electrical insulation properties, and thesecond material layer 53 b may also be formed of an insulating material as needed. - The first and second material layers 53 a and 53 b may be formed of different materials to obtain a difference in etching rates. For example, the
first material layer 53 a may be a SiN layer and thesecond material layer 53 b may be a SiO2 layer. Alternatively, such a difference in etching rates may be implemented using pore density. In this case, the first and second material layers 53 a and 53 b may be formed of the same material having different pore densities. - The total thickness of the first and second material layers 53 a and 53 b may be determined in consideration of a desired height of a nanostructure. The
first material layer 53 a may have a smaller thickness than thesecond material layer 53 b. An etch stop level through thefirst material layer 53 a may be positioned at a depth equal to or less than ⅓ of the overall height of themask 53, that is, the total thickness of the first and second material layers 53 a and 53 b, from the surface of thebase layer 52. - The overall height of the
mask 53, that is, the total thickness of the first and second material layers 53 a and 53 b, may be 10 nm to 100 μm. - After the first and second material layers 53 a and 53 b are sequentially formed on the
base layer 52, a plurality of openings H may be formed in the first and second material layers to expose regions of thebase layer 52 therethrough (seeFIG. 6B ). The size (e.g., width) of each opening H may be designed in consideration of a desired size of the light emitting nanostructure. For example, the opening H may have a width of 50 nm or less, specifically, 200 nm. - The openings H may be formed through a semiconductor process, for example, a deep-etching process, to have a relatively high aspect ratio. The openings H may be implemented to have an aspect ratio of 5:1 or higher, specifically, 10:1 or higher.
- Cross-sectional shapes of the openings H and the alignment thereof may be variously implemented. For example, the opening H may have various cross-sectional shapes such as a polygonal shape, a quadrangular shape, an elliptical shape or a circular shape. Although the opening H illustrated in
FIG. 6B has a rod shape, the present inventive concept is not limited thereto. The opening H may be variously shaped using an appropriate etching process. - Next, as illustrated in
FIG. 6C , a first conductivity-type semiconductor may be grown on the exposed regions of thebase layer 52 such that the plurality of openings H are filled with the first conductivity-type semiconductor, thereby forming a plurality ofnanocores 55 a. - The first conductivity-type semiconductor of the
nanocores 55 a may be an n-type nitride semiconductor, and, for example, may be a crystal containing n-type AlxInyGa1−x−yN (0≦x≦1, 0≦y≦1, 0≦x+y≦1). The first conductivity-type semiconductor configuring thenanocores 55 a may be formed of the same material as that of the first conductivity-type semiconductor of thebase layer 52. For example, thebase layer 52 and thenanocores 55 a may be formed of n-type GaN. - A nitride single crystal configuring the
nanocores 55 a may be formed using metal organic chemical vapor deposition (MOCVD) or molecular beam epitaxy (MBE). Themask 53 may serve as a mold for a nitride single crystal grown to provide thenanocores 55 a having shapes corresponding to shapes of the openings. That is, the nitride single crystal may be selectively grown on regions of thebase layer 52 exposed to the openings H by using themask 53 to fill the openings H therewith. The nitride single crystal selectively grown on regions of thebase layer 52 exposed to the openings H may have a shape corresponding to shapes of the openings H. - Next, as illustrated in
FIG. 6D , themask 53 may be partially removed using the etch stop layer (e.g., 53 a) such that side surfaces of the plurality ofnanocores 55 a are exposed. - In an embodiment of the present inventive concept, an etching process may be performed in such a manner that only the
second material layer 53 b may be selectively removed while thefirst material layer 53 a remains intact. In an etching process according to an embodiment of the present inventive concept, thefirst material layer 53 a may be used as the etch stop layer, and in a subsequent process, thefirst material layer 53 a may prevent anactive layer 55 b and a second conductivity-type semiconductor layer 55 c from contacting thebase layer 52. - As in the embodiment of the present inventive concept, during the process of manufacturing light emitting nanostructures by using a mask provided with openings as a mold, heat treatment process may be further included to improve crystalline properties.
FIG. 6E illustrates a nanocore 55 a′ that has been heat-treated to have improved crystalline properties. - After removing the mask, a surface of the nanocore 55 a may be subjected to heat treatment under predetermined conditions such that a crystal plane of the nanocore 55 a may be changed to a stable surface suitable for crystal growth, such as a semi-polar or non-polar crystal plane. Such a process may be explained with reference to
FIGS. 7A and 7B . -
FIGS. 7A and 7B are mimetic diagrams illustrating heat treatment processes applied to the process illustrated inFIG. 6D . -
FIG. 7A illustrates nanocores 55 a obtained in the process ofFIG. 6D . Each of the nanocores may have crystal planes determined depending on a cross-sectional shape of an opening. Although the obtained nanocore 55 a has crystal planes determined depending on a cross-sectional shape of the opening, the crystal planes of the nanocore 55 a provided as described above may be relatively unstable, deteriorating subsequent crystal growth conditions. - As in an embodiment of the present inventive concept, when the opening has a cylindrical rod shape, a side surface of the nanocore may have a curved surface rather than a specific crystal plane.
- When this nanocore is subjected to heat treatment, unstable crystals on the surface thereof (as illustrated in
FIG. 7A ) may be re-aligned, such that a stable crystal plane such as in a semi-polarity or a non-polarity direction may be formed as illustrated inFIG. 7B . The heat treatment may be performed at a temperature of at least 800° C. for several to several tens of minutes, thereby converting an unstable crystal plane into a stable crystal plane. - For example, when a plane C (0001) of the sapphire substrate is grown, the nanocores illustrated in
FIG. 7A may be subjected to heat treatment at a temperature of 800° C. or above to then be converted into a stable curved surface, a non-polar surface (an m-plane). A process of stabilizing such a crystal plane may be implemented through a high-temperature heat treatment process. When crystals positioned on the surface at a relatively high temperature are re-aligned or a source gas remains in a chamber, it can be understood that partial re-growth is performed to allow for a stable crystal plane through deposition of the remaining source gas. - In particular, in the case of re-growth, heat treatment process may be performed in an atmosphere in which a source gas remains in a chamber, or may be performed under conditions of intentionally supplying a relatively small amount of source gas. For example, as illustrated in
FIG. 7A , in the case of a metalorganic chemical vapor deposition (MOCVD) chamber, TMGa and NH3 remain, and in this residual atmosphere, the heat treatment may be performed such that the source gas reacts with a nanocore surface to thus realize partial re-growth so as to have a stable crystal plane. Due to the re-growth, the size of the nanocore 55 a′ may be slightly increased, as illustrated inFIG. 7B . - As described above, the heat treatment may be performed in MOCVD in conditions similar to core formation conditions after removing the mask, and may improve a surface quality of a nanostructure. That is, through the heat treatment process, non-uniformity (for example, a defect or the like) on a surface of a core manufactured after removing the mask may be eliminated, such that a shape of the core can be controlled to have a stable structure, for example, a hexagonal pillar form. A temperature of the heat treatment process as described above may be similar to a temperature in core growth conditions, for example, 800° C. to 1200° C.
- Next, as illustrated in
FIG. 6F , theactive layer 55 b and the second conductivity-type semiconductor layer 55 c may be sequentially grown on surfaces of the plurality ofnanocores 55 a′. - Through the process described above,
light emitting nanostructures 55 may have a core-shell structure in which the first conductivity type semiconductor is provided as thenanocores 55 a, and theactive layer 55 b and the second conductivitytype semiconductor layer 55 c surrounding therespective nanocores 55 a are provided as shell layers. - The
active layer 55 b may have a multiple quantum well (MQW) structure in which quantum well layers and quantum barrier layers are alternately stacked, and, for example, may have a GaN/InGaN structure in the case of a nitride semiconductor. Here, theactive layer 55 b may also have a single quantum well (SQW) structure. - The second conductivity
type semiconductor layer 55 c may be a crystal containing p-type AlxInyGa1−x−yN. The second conductivitytype semiconductor layer 55 c may include an electron blocking layer (not illustrated) in a portion thereof adjacent to theactive layer 55 b. The electron blocking layer (not illustrated) may have a multilayer structure in which a plurality of layers having different compositions of n-type AlxInyGa1−x−yN are stacked, or may have at least one layer configured of AlyGa(1−y)N. The electron blocking layer (not illustrated) may have a band gap greater than that of theactive layer 55 b to thus prevent electrons from flowing to the second conductivity type (e.g., p-type)semiconductor layer 55 c. - Each of the
nanocores 55 a may include a main part providing a side surface having a first crystal plane in a growth direction and an upper part providing an upper surface having a second crystal plane different from the first crystal plane. - When the
base layer 52 is a nitride single crystal including an upper surface having a c-plane, the side surface of the main part may have a crystal plane perpendicular to the growth surface of thebase layer 52, that is, a non-polar m-plane, and the upper surface of the upper part may have a semi-polar r-plane different from the m-plane. In this manner, the surfaces of the nanocore 55 a may be configured of a plurality of different crystal planes. - Thus, as described above, even when the
active layer 55 b is grown on the surfaces of the nanocore 55 a through the same process, a composition of theactive layer 55 b (in particular, the content of indium) may be different due to differences in characteristics of the respective crystal planes. Thus, as inFIGS. 6G and 6H , portion II (seeFIG. 6F ) of the active layer formed on a different crystal plane of the nanocore from which light having a wavelength outside of the desired wavelength range may be emitted may be removed, and a portion I (seeFIG. 6F ) of the active layer formed on an identical crystal plane of the nanocore may be retained. The process will be additionally processed as illustrated inFIGS. 6G and 6H . - As illustrated in
FIG. 6G , thecontact electrode 56 may be formed on the upper surface of thelight emitting nanostructure 55. Additionally, insulatingprotective layer 57 may be formed on thecontact electrode 56. The insulatingprotective layer 57 may be formed to fill the spaces between thelight emitting nanostructures 55. - The
contact electrode 56 may be formed of a material suitable for ohmic contact with the second conductivity semiconductor layer. Thecontact electrode 56 may include a material such as Ag, Ni, Al, Rh, Pd, Ir, Ru, Mg, Zn, Pt, Au, or the like, and may have a structure of two or more layers; for example, a layer structure of Ni/Ag, Zn/Ag, Ni/Al, Zn/Al, Pd/Ag, Pd/Al, Ir/Ag, Ir/Au, Pt/Ag, Pt/Al, Ni/Ag/Pt, or the like. Thecontact electrode 56 may be formed by employing a transparent electrode material such as indium tin oxide (ITO), and griffin may be employed if necessary. - Electric insulating materials providing a passivation structure through semiconductor process may be used as the insulating protective layers 57. Materials such as SiO2 or SiNX may be used as the insulating protective layers 57. In more detail, to easily fill the spaces between the light emitting nanostructures, materials such as Tetraethyl Ortho Silane (TEOS), Borophosphosilicate Glass (BPSG), CVD-SiO2, Spin-on Glass (SOG), and Spin-on Dielectric (SOD) may be used as insulating protective layers 57.
- As illustrated in
FIG. 6H , a first etching process of selectively removing the insulatingprotective layer 57 to expose the upper surface of thelight emitting nanostructures 55 may be applied, after which a second etching process of removing portions of the active layer disposed on the other plane (upper surface) of the nanocore 55 a together with thecontact electrode 56 may be performed. - In the first etching process, the insulating
protective layer 57 may be removed to the desired height by using dry etching or wet etching as the selective etching process to the insulatingprotective layer 57. For example, when the insulatingprotective layer 57 is an oxidation film or a similar film, plasma belonging to a CF group may be used for dry etching, and an etchant having HF such as BOE may be used for wet etching. - In the second etching process, the
contact electrode 56,active layer 55 b and a second conductivity-type semiconductor layer 55 c may be removed from the exposed upper surface of thelight emitting nanostructure 55, whereby the remainingactive layers 55 b may be provided on side surfaces of thenanocores 55 a. Since the side surfaces of thenanocores 55 a have a specific crystal plane, the remainingactive layers 55 b may have desired accurate wavelength characteristics. In the second etching process of the selective etching process to thelight emitting nanostructure 55 and thecontact electrode 56, proper process conditions and etchants may be selected according to the materials forming thelight emitting nanostructure 55 and thecontact electrode 56. For example, when thecontact electrode 56 is ITO and thelight emitting nanostructure 55 is a nitride single crystal, plasma etching process may be used, and Cl2, BCl3, Ar, or combinations thereof may be used as plasma gas. - As illustrated in
FIG. 6H , the upper surface of thelight emitting nanostructure 55 may have non-planar surfaces. Although the upper surface of thelight emitting nanostructure 55 may have various shapes according to conditions of the etching process and etchant, it can be formed in a nearly hemispherical shape structure as illustrated inFIG. 6H . Since the upper surface of thelight emitting nanostructure 55 obtained through an embodiment of the present inventive concept has an optical surface suitable for light extraction efficiency, the luminous efficiency may be improved. Simulation showed that when the upper surface of the light emitting nanostructure is a hemisphere, the luminous efficiency may be improved by 5% compared to a case in which the upper surface of the light emitting nanostructure is flat surface. As such, the shape of the upper surface of the light emitting nanostructure may be variously altered by selecting the type and combination ratio of etchants used for the second etching process and by controlling the process conditions. Further details will be provided below. - Although the mask employed in the embodiment illustrated above exemplifies a structure formed of two layers of materials, the present inventive concept is not limited thereto, and may be implemented to employ a structure formed of more than three material layers.
- For example, when a mask has first to third material layers sequentially formed on the base layer, the second material layer may be an etch stop layer, formed of a material different from those of the first and the third material layers. The first and the third material layers may be formed of the same material, if necessary.
- Since the second material layer may have a lower etching rate than the third material layer in equal etching conditions, the second material layer may be used as an etch stop layer. At least, the first material layer may have electrical insulating properties, and the second and the third material layers may be insulating materials, if necessary.
- In addition, the side surface of the light emitting nanostructure employed in an embodiment of the present inventive concept is exemplified as a face being perpendicular to the surface of the base layer. However, the side surface of the light emitting nanostructure may have a side surface having a predetermined angle of inclination. The inclined side surface may be advantageous for extracting light from the light emitting nanostructures.
- The light emitting nanostructures having the inclined side surface may be manufactured through various methods. For example, in a method in which a mask is used as a mold structure, nanocores having the inclined side surface may be formed by providing the opening shape of the mask to have proper inclined surfaces, and light emitting nanostructure having a desired inclined side surface may be formed by growing active layers and the second conductivity-type semiconductor layers to have a predetermined thickness.
- More specifically, although the case in which the openings H illustrated in
FIG. 6B have a rod shape is illustrated, the present disclosure is not limited thereto. The shape of the openings H may be variously formed using an appropriate etching process. For example,FIGS. 8A and 8B illustrate different shapes of openings formed in the masks. InFIG. 8A , amask 33 formed of first and second material layers 33 a and 33 b may have a pillar shaped opening H having a cross-sectional area gradually increasing in an upward direction. InFIG. 8B , amask 33′ formed of first and second material layers 33 a′ and 33 b′ may have a pillar shaped opening H having a cross-sectional area gradually decreasing in the upward direction. - Using such a mask, a nanocore having an inclined surface corresponding to an opening shape and a light emitting nanostructure may be formed.
- Various experiments have been implemented to explain the shape of the upper surface of the light emitting nanostructure and the controlling method thereof obtained through the etching process. With reference to the experiments, various operations and effects of the present inventive concept will be described.
- Nanocores formed of n-type GaN were grown by using a mask as a two-layer mold structure formed of SiNx/SiO2(referring to
FIGS. 6A-6B ), after selectively removing a SiO2 upper mold structure (referring toFIG. 6C ), then heat treating the nanocores at about 950° C. (referring toFIG. 6D ). Subsequently, the light emitting nanostructures were provided by sequentially forming active layers configured of In0.2Ga0.8N/GaN and p-type AlGaN/GaN as shell layers on the surface of the nanocores (referring toFIG. 6E ). - Next, ITO layers were deposited on surfaces of the light emitting nanostructures, and then spaces between the light emitting nanostructures were filled and spin-on glass (SOG) was spread to cover the light emitting nanostructures. (referring to
FIG. 6E ) - Subsequently, a first etching process was implemented to remove SOG in order to expose upper surfaces of the light emitting nanostructures by using a CF plasma etching process. A second etching process was implemented to remove ITO and a nitride single crystal. As conditions for the second etching process, BCl3 and Cl2 were supplied as a plasma etchant by 100 sccm and 25 sccm, respectively, at 7 mTorr.
- While the light emitting nanostructures were manufactured through an identical condition to embodiment 1, a different plasma etchant was used at the second etching process. That is, according to an embodiment of the present inventive concept, the second etching process was implemented by only supplying Cl2 by 1150 sccm without using BCl3.
- While the light emitting nanostructures were manufactured through the same condition as embodiment 1, a different plasma etchant was used at the second etching process. That is, according to an embodiment of the present inventive concept, Ar was used as a plasma etchant instead of using BCl3, and the second etching process was implemented by supplying Ar and Cl2 by 10 sccm and 150 sccm, respectively.
- To examine shapes of the upper surface of the light emitting nanostructures obtained in embodiments 1 through 3, Scanning Electron Microscope (SEM) photos were taken.
FIGS. 9A and 9B ,FIGS. 10A and 10B ,FIGS. 11A and 11B show the results. - With reference to
FIGS. 9A and 9B , the upper surfaces of the light emitting nanostructures obtained in embodiment 1 may have a nearly hemispherical shape. The upper surfaces of the light emitting nanostructures may have a hemispherical shape or a conical shape with a triangular cross section, by adding BCl3 so as to strengthen isotropic etching to a nitride single crystal. - With reference to
FIGS. 10A and 10B , the upper surfaces of the light emitting nanostructures obtained in embodiment 2 may have a concavo-convex surface. Under the etchant conditions of an embodiment of the present inventive concept, since the etching rate in the inclined plane (r plane) is relatively high, uneven pits may be formed on the inclined plane, and the upper surface may be formed to be concavo-convex. - With reference to
FIGS. 11A and 11B , the upper surfaces of the light emitting nanostructures obtained in embodiment 3 may have a concave surface. The upper surfaces of the light emitting nanostructures may be formed to have a concave shape by adding Ar to improve the etching rate. - By selecting a kind of etchant and by controlling conditions of the etching process, the shape of the upper surfaces of the light emitting nanostructures may be variously modified.
-
FIGS. 12A through 12C are cross-sectional views illustrating various examples of nano-light emitting structures structures FIGS. 12A through 12C , respectively, may be understood as exemplifying the light emitting nanostructures obtained in embodiments 1 through 3. - With reference to
FIG. 12A , insulatingfilms 63 having openings H are formed on abase layer 62. Thelight emitting nanostructures 65 may have nanocores 65 a formed through the openings H, and anactive layer 65 b and a second conductivity-type semiconductor layer 65 c sequentially disposed on surfaces of the nanocores. A contact electrode is disposed on surfaces of thelight emitting nanostructure 65, that is, on the surfaces of the second conductivity-type semiconductor layer, and the insulatingprotective layer 67 may be disposed in the spaces between thelight emitting nanostructures 65. The second conductivity-type semiconductor layer 65 c and theactive layer 65 c may be partially removed on the upper surface of thelight emitting nanostructures 65, and the upper surface of the nanocore 65 a may have a convex shape. - With reference to
FIG. 12B , insulatingfilms 73 having openings H are formed on abase layer 72. Thelight emitting nanostructure 75 may have nanocores 75 a formed through the openings H, and anactive layer 75 b and a second conductivity-type semiconductor layer 75 c sequentially disposed on surfaces of the nanocores. Acontact electrode 76 is disposed along surfaces of thelight emitting nanostructure 75, that is, on the surfaces of the second conductivity-type semiconductor layer 75 c, and the insulatingprotective layer 77 is disposed in the spaces between thelight emitting nanostructures 75. The second conductivity-type semiconductor layer 75 c and theactive layer 75 b may be partially removed on the upper surface of thelight emitting nanostructures 75, and the upper surface of the nanocore 75 a may have an uneven concave and convex shape. - With reference to
FIG. 12C , insulatingfilms 83 having openings H are formed on abase layer 82. Thelight emitting nanostructure 85 may have nanocores 85 a formed through the openings H, and anactive layer 85 b and a second conductivity-type semiconductor layer 85 c sequentially disposed on surfaces of the nanocores. A contact electrode is disposed on surfaces of thelight emitting nanostructure 85, that is, on the surfaces of the second conductivity-type semiconductor layer 85 c, and the insulatingprotective layer 87 is disposed in the spaces between thelight emitting nanostructures 85. The second conductivity-type semiconductor layer 85 c and theactive layer 85 b may be partially removed on the upper surface of thelight emitting nanostructures 85, and the upper surface of the nanocore 85 a may be over-etched and have a concave shape. - In the above embodiments, a manufacturing method of a nanostructure semiconductor light emitting device growing nanocores by using a mask in which openings are formed as a mold structure according to the embodiment have been illustrated. However, the present disclosure is not limited thereto, and may be modified to be various specific embodiments.
- In another embodiment of the present inventive concept, when a nanocore is grown using mask as a mold, an upper part of the nanocore may have another shape, or a plurality of nanocores may be grown to have different heights, thus causing an uneven structure or a rough structure. In order to prevent a non-uniform distribution of nanocores from having a disadvantageous influence on a semiconductor light emitting device, a planarizing process may be further included after forming the plurality of nanocores, such that upper surfaces of the plurality of nanocores may be planarized to have the same level.
- As such, in the process of planarizing the nanocores to have the same level, at least a portion of nanocores among the plurality of nanocores may be formed such that at least one of cross-sectional areas and intervals between the at least a portion of nanocores are different from cross-sectional areas and intervals of remaining nanocores.
- By designing any one of the cross-sectional areas of the light emitting structures and intervals therebetween to be differentiated, even in the case in which the same active layer formation process is applied thereto, two or more different wavelengths of light may be emitted.
- As described above, two or more different wavelengths of light may be emitted by differentiating the shapes of nanostructures, thereby obtaining white light from a single device.
-
FIGS. 13A through 13F are cross-sectional views illustrating main processes of a method of manufacturing a nanostructure semiconductor light emitting device according to another embodiment of the present inventive concept (e.g., a planarizing process). - First, as illustrated in
FIG. 13A , amask 123 having a plurality of openings H and an etch stop layer interposed therein may be formed on abase layer 122 formed on asubstrate 121. - The
mask 123 according to an embodiment of the present inventive concept may include afirst material layer 123 a formed on thebase layer 122 and asecond material layer 123 b formed on thefirst material layer 123 a. An etching rate of thesecond material layer 123 b may be higher than that of thefirst material layer 123 a. - The openings H may have different shapes. In detail, in an embodiment of the present inventive concept, three different groups of openings may be formed. Openings A2 of a second group have an interval d1 therebetween, identical to an interval d1 between openings A1 of a first group. The openings A2 of the second group may have a width w2 greater than a width w1 of the openings A1 of the first group. Openings A3 of a third group may have a width w1 identical to the width w1 of the openings A1 of the first group. The openings A3 of the third group may have an interval d2 therebetween greater than the interval d1 between the openings A1 of the first group.
- Generally, an increase in an interval between the openings indicates a relative increase in a contact amount of source gas with regard to the same area, and thus, a growth speed of
nanocores 125 a may be relatively fast. The increase in width of the opening indicates a relative reduction in the contact amount of source gas in the same area, and thus, the growth speed of thenanocores 125 a may be relatively slow. - For reasons described above, the
nanocores 125 a may have different heights for respective groups, for example, three groups, due to the difference in growth speed of thenanocores 125 a between the width of the opening and the interval between the openings as illustrated inFIG. 13B . In order to improve the non-uniform height, planarization may be performed in the present process to form an appropriate level (e.g., L1 as illustrated inFIG. 13B ) as illustrated inFIG. 13C , thereby achieving a uniform height of thenanocores 125 a for each group. - Since the
mask 123 is used as a structure supporting thenanocores 125 a in the planarization process as described above, the planarization process may be easily performed without damage to thenanocores 125 a. - After the polarization process, the
mask 125 may be partially removed using the etch stop layer to expose side surfaces of the planarized nanocores 125 a as illustrated inFIG. 13C . That is, in a planarizing process according to an embodiment of the present inventive concept, only thesecond material layer 123 b may be removed and thefirst material layer 123 a may remain intact. - Subsequently, an
active layer 125 b and a second conductivity-type semiconductor layer 125 c may be sequentially grown on the surfaces of the plurality ofnanocores 125 a as illustrated inFIG. 13D . - Through the above-mentioned process, a
light emitting nanostructure 125 may have a core-shell structure in which the first conductivity-type semiconductor is provided as thenanocores 125 a, and theactive layer 125 b and the second conductivity-type semiconductor layer 125 c surrounding the nanocore 125 a are provided as shell layers. - Specifically, although the
active layer 125 b is grown through the same process, a portion of the active layer grown on the top surface (e.g., c-plane) of the nanocore 125 a may have a lower content of indium than a portion of theactive layer 125 b grown on the side surfaces (e.g., m-plane) of the nanocore 125 a. As a result, the portion of theactive layer 125 b grown on the top surface (c-plane) of the nanocore 125 a may emit light having a wavelength outside of an intended wavelength range. Thus, in an embodiment of the present inventive concept, a process of removing a portion of the active layer formed on a crystal plane of the nanocore, from which light having a wavelength beyond a desired wavelength range may be emitted, may be additionally performed as illustrated inFIGS. 13E and 13F . - First, as illustrated in
FIG. 13E , acontact electrode 126 may be formed on thelight emitting nanostructures 125. In addition, an insulatingprotective layer 127 may be formed on thecontact electrode 126. The insulatingprotective layers 127 may be formed to fill spaces between thelight emitting nanostructures 125. - The
contact electrode 126 may be formed of a material suitable for ohmic contact with the second conductivity-type semiconductor layer 125 c. Thecontact electrode 126 may include a material such as Ag, Ni, Al, Rh, Pd, Ir, Ru, Mg, Zn, Pt, Au, or the like, and may have a structure of two or more layers, for example, a layer structure of Ni/Ag, Zn/Ag, Ni/Al, Zn/Al, Pd/Ag, Pd/Al, Ir/Ag, Ir/Au, Pt/Ag, Pt/Al, Ni/Ag/Pt, or the like. Thecontact electrode 126 may be formed by employing a transparent electrode material such as indium tin oxide (ITO), and griffin may be employed if necessary. - Electric insulating materials providing a passivation structure through semiconductor process may be used as the insulating
protective layers 127. Materials such as SiO2 or SiNX may be used as the insulatingprotective layers 127. Further, to easily fill the spaces between the light emitting nanostructures, materials such as Tetraethyl Ortho Silane (TEOS), Borophosphosilicate Glass (BPSG), CVD-SiO2, Spin-on Glass (SOG), and Spin-on Dielectric (SOD) may be used as the insulatingprotective layers 127. - As illustrated in
FIGS. 13E-13F , a first etching process of selectively removing an insulatingprotective layer 127 to expose the upper surface of thelight emitting nanostructures 125 is applied, after which a second etching process of removing portions of the active layer disposed on the other plane (upper surface) of the nanocore 125 a together with thecontact electrode 126 may be performed. - In the first etching process, the insulating
protective layer 127 is removed to a desired height (e.g., line L2 inFIG. 13E ) by using dry etching or wet etching as the selective etching process to the insulatingprotective layer 127. For example, when the insulatingprotective layer 127 is an oxidation film or belongs to similar groups, plasma belonging to a CF group may be used for dry etching, and an etchant having HF such as BOE may be used for wet etching. - In the second etching process, the
contact electrode 126,active layer 125 b and a second conductivity-type semiconductor layer 125 c may be removed from the exposed upper surface of thelight emitting nanostructure 125. Thus, the remainingactive layer 125 b may be provided only in a side surface of the nanocore 125 a. Since the side surface of the nanocore 125 a has a specific crystal plane, the remainingactive layer 125 b may have the desired accurate wavelength characteristics. In the second etching process of selective etching process to thelight emitting nanostructure 125 and thecontact electrode 126, proper process conditions and etchants may be selected according to the material of thelight emitting nanostructure 125 and thecontact electrode 126. For example, when thecontact electrode 126 is ITO, and thelight emitting nanostructure 125 is a nitride single crystal, plasma etching process may be used, and Cl2, BCl3, Ar, or combinations thereof may be used as plasma gas. - As illustrated in
FIG. 13F , the upper surface of thelight emitting nanostructure 125 may have a non-planar surface. Though the upper surface of thelight emitting nanostructure 125 may have various shapes according to conditions of the etching process and the etchant, it can be formed to have a nearly hemispherical shape structure. Since the upper surface of thelight emitting nanostructure 125 obtained through the present embodiment ofFIG. 13F , has a optical surface suitable for light extraction efficiency, the luminous efficiency may be improved. -
FIGS. 14 and 15 illustrate examples of a backlight unit to which a semiconductor light emitting device package according to an embodiment of the present inventive concept is applied. - With reference to
FIG. 14 , abacklight unit 1000 includes at least onelight source 1001 mounted on asubstrate 1002 and at least oneoptical sheet 1003 disposed thereabove. Thelight source 1001 may be a semiconductor light emitting device package having the above-described structure or a structure similar thereto. - The
light source 1001 in thebacklight unit 1000 ofFIG. 14 emits light toward a liquid crystal display (LCD) device disposed thereabove, whereas alight source 2001 mounted on asubstrate 2002 in abacklight unit 2000 ofFIG. 15 emits light laterally and the light is incident to alight guide plate 2003 such that thebacklight unit 2000 may serve as a surface light source. The light travelling to thelight guide plate 2003 may be emitted upwardly and areflective layer 2004 may be formed below a lower surface of thelight guide plate 2003 in order to improve light extraction efficiency. -
FIG. 16 is an exploded perspective view illustrating an example of a lighting device to which a semiconductor light emitting device package according to an embodiment of the present inventive concept is applied. - A
lighting device 3000 ofFIG. 16 is exemplified as a bulb-type lamp, and includes alight emitting module 3003, adriving unit 3008 and anexternal connector unit 3010. - In addition, exterior structures, such as external and
internal housings 3006 and 3009, acover unit 3007, and the like, may be additionally included. Thelight emitting module 3003 may include alight source 3001 having the above-described semiconductor light emitting device package structure or a structure similar thereto and acircuit board 3002 having thelight source 3001 mounted thereon. For example, the first and second connection electrodes of the semiconductor light emitting device may be connected to an electrode pattern of thecircuit board 3002. In the present embodiment, asingle light source 3001 is mounted on thecircuit board 3002; however a plurality of light sources may be mounted thereon as necessary. - The external housing 3006 may serve as a heat radiating unit, and may include a
heat sink plate 3004 in direct contact with thelight emitting module 3003 to thereby improve heat dissipation, and aheat radiating fin 3005 surrounding a lateral surface of thelighting device 3000. In addition, thecover unit 3007 may be disposed above thelight emitting module 3003 and have a convex lens shape. Thedriving unit 3008 may be disposed inside theinternal housing 3009 and connected to theexternal connector unit 3010 such as a socket structure to receive power from an external power source. In addition, thedriving unit 3008 may convert the received power into power appropriate for driving the semiconductorlight emitting device 3001 of thelight emitting module 3003 and supply the converted power thereto. For example, thedriving unit 3008 may be provided as an AC-DC converter, a rectifying circuit part, or the like. -
FIG. 17 illustrates an example of a headlamp to which a semiconductor light emitting device package according to an embodiment of the present inventive concept is applied. - With reference to
FIG. 17 , aheadlamp 4000 used in a vehicle or the like may include alight source 4001, areflective unit 4005 and alens cover unit 4004, thelens cover unit 4004 including ahollow guide part 4003 and alens 4002. Thelight source 4001 may include at least one semiconductor light emitting device package having the above-described structure or a structure similar thereto. - The
headlamp 4000 may further include aheat radiating unit 4012 outwardly dissipating heat generated in thelight source 4001. Theheat radiating unit 4012 may include aheat sink 4010 and acooling fan 4011 in order to effectively dissipate heat. In addition, theheadlamp 4000 may further include ahousing 4009, allowing theheat radiating unit 4012 and thereflective unit 4005 to be fixed thereto and supporting them. One surface of thehousing 4009 may be provided with acentral hole 4008 into which theheat radiating unit 4012 is inserted to be coupled thereto. - The other surface of the
housing 4009 bent in a direction perpendicular to one surface of thehousing 4009 may be provided with a forwardlyopen hole 4007 such that light generated in thelight source 4001 may be reflected by thereflective unit 4005 disposed above thelight source 4001, pass through the forwardlyopen hole 4007, and be emitted outwardly. - As set forth above, according to exemplary embodiments of the present inventive concept, constant optical properties may be provided on entire areas of active layers, since active layers may be grown on a specific crystal plane even in a case in which a nanostructure semiconductor light emitting device is employed, and luminous extraction efficiency may be greatly enhanced by forming upper surfaces of a light emitting nanostructures to have non-planar shapes. Additionally, a leakage current generated on active layers to be disposed on an upper surface of nanostructure semiconductor light emitting device may also be prevented.
- While exemplary embodiments have been shown and described above, it will be apparent to those skilled in the art that modifications and variations could be made without departing from the spirit and scope of the present disclosure as defined by the appended claims.
Claims (20)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2013-0122225 | 2013-10-14 | ||
KR1020130122225A KR102075985B1 (en) | 2013-10-14 | 2013-10-14 | Nano sturucture semiconductor light emitting device |
Publications (2)
Publication Number | Publication Date |
---|---|
US20150102365A1 true US20150102365A1 (en) | 2015-04-16 |
US9461205B2 US9461205B2 (en) | 2016-10-04 |
Family
ID=52808944
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/338,174 Active 2034-08-01 US9461205B2 (en) | 2013-10-14 | 2014-07-22 | Nanostructure semiconductor light emitting device |
Country Status (2)
Country | Link |
---|---|
US (1) | US9461205B2 (en) |
KR (1) | KR102075985B1 (en) |
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20160013366A1 (en) * | 2014-07-10 | 2016-01-14 | Samsung Electronics Co., Ltd. | Nanostructure semiconductor light-emitting device |
US20160064608A1 (en) * | 2014-08-28 | 2016-03-03 | Samsung Electronics Co., Ltd. | Nanostructure semiconductor light emitting device |
US9553234B2 (en) | 2014-07-11 | 2017-01-24 | Samsung Electronics Co., Ltd. | Method of manufacturing nanostructure semiconductor light emitting device |
US9559260B2 (en) | 2014-07-21 | 2017-01-31 | Samsung Electronics Co., Ltd. | Semiconductor light emitting device, method for manufacturing semiconductor light emitting device, and method for manufacturing semiconductor light emitting device package |
FR3041068A1 (en) * | 2015-09-15 | 2017-03-17 | Valeo Vision | LIGHTING AND / OR SIGNALING DEVICE FOR MOTOR VEHICLE |
WO2017140615A1 (en) * | 2016-02-18 | 2017-08-24 | Osram Opto Semiconductors Gmbh | Optoelectronic semiconductor component and method for producing an optoelectronic semiconductor component |
US20170332870A1 (en) * | 2016-05-20 | 2017-11-23 | Lg Electronics Inc. | Autonomous cleaner |
US9911381B2 (en) | 2014-11-05 | 2018-03-06 | Samsung Electronics Co., Ltd. | Display device and display panel |
TWI677013B (en) * | 2017-08-18 | 2019-11-11 | 美商格芯(美國)集成電路科技有限公司 | Light emitting diodes |
EP3522240A4 (en) * | 2016-09-29 | 2020-04-29 | Nichia Corporation | Light emitting element |
US20210242370A1 (en) * | 2020-02-03 | 2021-08-05 | Samsung Electronics Co., Ltd. | Semiconductor light emitting device and display apparatus |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2016208993A1 (en) * | 2015-06-23 | 2016-12-29 | 엘지이노텍 주식회사 | Light-emitting element and display device comprising same |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140138620A1 (en) * | 2012-10-26 | 2014-05-22 | Glo Ab | Nanowire Sized Opto-Electronic Structure and Method for Modifying Selected Portions of Same |
Family Cites Families (42)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1758169A3 (en) | 1996-08-27 | 2007-05-23 | Seiko Epson Corporation | Exfoliating method, transferring method of thin film device, and thin film device, thin film integrated circuit device, and liquid crystal display device produced by the same |
USRE38466E1 (en) | 1996-11-12 | 2004-03-16 | Seiko Epson Corporation | Manufacturing method of active matrix substrate, active matrix substrate and liquid crystal display device |
US7208725B2 (en) | 1998-11-25 | 2007-04-24 | Rohm And Haas Electronic Materials Llc | Optoelectronic component with encapsulant |
JP3906654B2 (en) | 2000-07-18 | 2007-04-18 | ソニー株式会社 | Semiconductor light emitting device and semiconductor light emitting device |
EP1420463A4 (en) | 2001-08-22 | 2008-11-26 | Sony Corp | Nitride semiconductor element and production method for nitride semiconductor element |
JP2003218034A (en) | 2002-01-17 | 2003-07-31 | Sony Corp | Method for selective growth, semiconductor light- emitting element, and its manufacturing method |
JP3815335B2 (en) | 2002-01-18 | 2006-08-30 | ソニー株式会社 | Semiconductor light emitting device and manufacturing method thereof |
KR100499129B1 (en) | 2002-09-02 | 2005-07-04 | 삼성전기주식회사 | Light emitting laser diode and fabricatin method thereof |
US7002182B2 (en) | 2002-09-06 | 2006-02-21 | Sony Corporation | Semiconductor light emitting device integral type semiconductor light emitting unit image display unit and illuminating unit |
KR100714639B1 (en) | 2003-10-21 | 2007-05-07 | 삼성전기주식회사 | light emitting device |
KR100506740B1 (en) | 2003-12-23 | 2005-08-08 | 삼성전기주식회사 | Nitride semiconductor light emitting device and method of manufacturing the same |
KR100664985B1 (en) | 2004-10-26 | 2007-01-09 | 삼성전기주식회사 | Nitride based semiconductor device |
KR100682877B1 (en) | 2005-07-12 | 2007-02-15 | 삼성전기주식회사 | Light emitting diode and fabrication method of the same |
KR100665222B1 (en) | 2005-07-26 | 2007-01-09 | 삼성전기주식회사 | Led package with diffusing material and method of manufacturing the same |
KR100661614B1 (en) | 2005-10-07 | 2006-12-26 | 삼성전기주식회사 | Nitride semiconductor light emitting device and method of manufacturing the same |
KR100723247B1 (en) | 2006-01-10 | 2007-05-29 | 삼성전기주식회사 | Chip coating type light emitting diode package and fabrication method thereof |
KR100746784B1 (en) | 2006-03-02 | 2007-08-06 | 엘지전자 주식회사 | Light emitting device having nano wire and method of fabricating the same |
MX2008011275A (en) * | 2006-03-10 | 2008-11-25 | Stc Unm | Pulsed growth of gan nanowires and applications in group iii nitride semiconductor substrate materials and devices. |
JP2008098220A (en) * | 2006-10-06 | 2008-04-24 | Asahi Kasei Corp | Light emitting diode |
KR100930171B1 (en) | 2006-12-05 | 2009-12-07 | 삼성전기주식회사 | White light emitting device and white light source module using same |
KR100855065B1 (en) | 2007-04-24 | 2008-08-29 | 삼성전기주식회사 | Light emitting diode package |
KR100982980B1 (en) | 2007-05-15 | 2010-09-17 | 삼성엘이디 주식회사 | Plane light source and lcd backlight unit comprising the same |
KR101164026B1 (en) | 2007-07-12 | 2012-07-18 | 삼성전자주식회사 | Nitride semiconductor light emitting device and fabrication method thereof |
KR100891761B1 (en) | 2007-10-19 | 2009-04-07 | 삼성전기주식회사 | Semiconductor light emitting device, manufacturing method thereof and semiconductor light emitting device package using the same |
KR101332794B1 (en) | 2008-08-05 | 2013-11-25 | 삼성전자주식회사 | Light emitting device, light emitting system comprising the same, and fabricating method of the light emitting device and the light emitting system |
KR20100030470A (en) | 2008-09-10 | 2010-03-18 | 삼성전자주식회사 | Light emitting device and system providing white light with various color temperatures |
KR101530876B1 (en) | 2008-09-16 | 2015-06-23 | 삼성전자 주식회사 | Light emitting element with increased light emitting amount, light emitting device comprising the same, and fabricating method of the light emitting element and the light emitting device |
US8008683B2 (en) | 2008-10-22 | 2011-08-30 | Samsung Led Co., Ltd. | Semiconductor light emitting device |
JP5066164B2 (en) * | 2009-12-07 | 2012-11-07 | シャープ株式会社 | Manufacturing method of semiconductor device |
KR20110102061A (en) | 2010-03-10 | 2011-09-16 | 삼성엘이디 주식회사 | Led device and method of manufacturing the same |
JP5626847B2 (en) | 2010-04-22 | 2014-11-19 | 日本電信電話株式会社 | Nanostructure and manufacturing method thereof |
KR20110117856A (en) | 2010-04-22 | 2011-10-28 | 삼성엘이디 주식회사 | Light emitting diode device and manufacturing method thereof |
KR20130093115A (en) | 2010-09-01 | 2013-08-21 | 샤프 가부시키가이샤 | Light emitting element and production method for same, production method for light-emitting device, illumination device, backlight, display device, and diode |
JP4927223B2 (en) | 2010-09-01 | 2012-05-09 | シャープ株式会社 | LIGHT EMITTING ELEMENT AND ITS MANUFACTURING METHOD, LIGHT EMITTING DEVICE MANUFACTURING METHOD, LIGHTING DEVICE, BACKLIGHT AND DISPLAY DEVICE |
KR101710159B1 (en) | 2010-09-14 | 2017-03-08 | 삼성전자주식회사 | Group III nitride nanorod light emitting device and Manufacturing method for the same |
KR20120029170A (en) | 2010-09-16 | 2012-03-26 | 삼성엘이디 주식회사 | Light emitting device and method of manufacturing the same |
KR20120052651A (en) | 2010-11-16 | 2012-05-24 | 삼성엘이디 주식회사 | Nano rod light emitting device |
KR20120079310A (en) | 2011-01-04 | 2012-07-12 | 삼성엘이디 주식회사 | Nanorod type semiconductior light emitting device and manufacturing method for the same |
KR101258583B1 (en) | 2011-10-21 | 2013-05-02 | 삼성전자주식회사 | Nano lod light emitting device and method of manufacturing the same |
KR101269053B1 (en) | 2011-11-09 | 2013-06-04 | 삼성전자주식회사 | Nano lod light emitting device and method of manufacturing the same |
KR101898680B1 (en) | 2012-11-05 | 2018-09-13 | 삼성전자주식회사 | Nano-structured light emitting device |
KR20130025856A (en) | 2012-11-05 | 2013-03-12 | 삼성전자주식회사 | Nano rod light emitting device |
-
2013
- 2013-10-14 KR KR1020130122225A patent/KR102075985B1/en active IP Right Grant
-
2014
- 2014-07-22 US US14/338,174 patent/US9461205B2/en active Active
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140138620A1 (en) * | 2012-10-26 | 2014-05-22 | Glo Ab | Nanowire Sized Opto-Electronic Structure and Method for Modifying Selected Portions of Same |
Cited By (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20160013366A1 (en) * | 2014-07-10 | 2016-01-14 | Samsung Electronics Co., Ltd. | Nanostructure semiconductor light-emitting device |
US9490395B2 (en) * | 2014-07-10 | 2016-11-08 | Samsung Electronics Co., Ltd. | Nanostructure semiconductor light-emitting device |
US9553234B2 (en) | 2014-07-11 | 2017-01-24 | Samsung Electronics Co., Ltd. | Method of manufacturing nanostructure semiconductor light emitting device |
US9559260B2 (en) | 2014-07-21 | 2017-01-31 | Samsung Electronics Co., Ltd. | Semiconductor light emitting device, method for manufacturing semiconductor light emitting device, and method for manufacturing semiconductor light emitting device package |
US20160064608A1 (en) * | 2014-08-28 | 2016-03-03 | Samsung Electronics Co., Ltd. | Nanostructure semiconductor light emitting device |
US9508898B2 (en) * | 2014-08-28 | 2016-11-29 | Samsung Electronics Co., Ltd. | Nanostructure semiconductor light emitting device |
US9911381B2 (en) | 2014-11-05 | 2018-03-06 | Samsung Electronics Co., Ltd. | Display device and display panel |
FR3041068A1 (en) * | 2015-09-15 | 2017-03-17 | Valeo Vision | LIGHTING AND / OR SIGNALING DEVICE FOR MOTOR VEHICLE |
WO2017140615A1 (en) * | 2016-02-18 | 2017-08-24 | Osram Opto Semiconductors Gmbh | Optoelectronic semiconductor component and method for producing an optoelectronic semiconductor component |
US20170332870A1 (en) * | 2016-05-20 | 2017-11-23 | Lg Electronics Inc. | Autonomous cleaner |
EP3522240A4 (en) * | 2016-09-29 | 2020-04-29 | Nichia Corporation | Light emitting element |
TWI677013B (en) * | 2017-08-18 | 2019-11-11 | 美商格芯(美國)集成電路科技有限公司 | Light emitting diodes |
US20210242370A1 (en) * | 2020-02-03 | 2021-08-05 | Samsung Electronics Co., Ltd. | Semiconductor light emitting device and display apparatus |
Also Published As
Publication number | Publication date |
---|---|
US9461205B2 (en) | 2016-10-04 |
KR102075985B1 (en) | 2020-02-11 |
KR20150043152A (en) | 2015-04-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9461205B2 (en) | Nanostructure semiconductor light emitting device | |
US9853185B2 (en) | Method for manufacturing nano-structured semiconductor light-emitting element | |
US9525102B2 (en) | Method for manufacturing nanostructure semiconductor light emitting device | |
US9257605B2 (en) | Nano-structure semiconductor light emitting device | |
US9660139B2 (en) | Nanostructure semiconductor light emitting device | |
US9842966B2 (en) | Nano-structured semiconductor light-emitting element | |
US9748438B2 (en) | Nanostructure semiconductor light emitting device | |
KR102203460B1 (en) | Method of manufacturing nano-structure semiconductor light emitting device | |
US9490395B2 (en) | Nanostructure semiconductor light-emitting device | |
US9601665B2 (en) | Nanostructure semiconductor light emitting device | |
US9537049B2 (en) | Nanostructure semiconductor light emitting device | |
US9537051B2 (en) | Nanostructure semiconductor light emitting device | |
US9269865B2 (en) | Nanostructure semiconductor light emitting device | |
US20160064607A1 (en) | Nanostructure semiconductor light emitting device | |
KR102075988B1 (en) | Manufacturing method of semiconductor light emitting device | |
KR102038384B1 (en) | Nano sturucture semiconductor light emitting device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHA, NAM GOO;KUM, HYUN SEONG;SEO, JU BIN;AND OTHERS;REEL/FRAME:033367/0292 Effective date: 20140609 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |