US20140284610A1 - Semiconductor device - Google Patents

Semiconductor device Download PDF

Info

Publication number
US20140284610A1
US20140284610A1 US14/015,986 US201314015986A US2014284610A1 US 20140284610 A1 US20140284610 A1 US 20140284610A1 US 201314015986 A US201314015986 A US 201314015986A US 2014284610 A1 US2014284610 A1 US 2014284610A1
Authority
US
United States
Prior art keywords
electrode
substrate
conductive substrate
semiconductor
semiconductor device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US14/015,986
Other versions
US9165922B2 (en
Inventor
Akira Yoshioka
Yasunobu Saito
Hidetoshi Fujimoto
Takeshi Uchihara
Naoko Yanase
Toshiyuki Naka
Tetsuya Ohno
Tasuku Ono
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Assigned to KABUSHIKI KAISHA TOSHIBA reassignment KABUSHIKI KAISHA TOSHIBA ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: OHNO, TETSUYA, ONO, TASUKU, FUJIMOTO, HIDETOSHI, NAKA, TOSHIYUKI, SAITO, YASUNOBU, UCHIHARA, TAKESHI, YANASE, NAOKO, YOSHIOKA, AKIRA
Publication of US20140284610A1 publication Critical patent/US20140284610A1/en
Application granted granted Critical
Publication of US9165922B2 publication Critical patent/US9165922B2/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
    • H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
    • H01L27/0611—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region
    • H01L27/0617—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type
    • H01L27/0629—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type in combination with diodes, or resistors, or capacitors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
    • H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
    • H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
    • H01L27/095—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being Schottky barrier gate field-effect transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1203—Rectifying Diode
    • H01L2924/12032—Schottky diode

Definitions

  • Embodiments described herein relate generally to semiconductor devices including a Schottky barrier diode.
  • Silicon Schottky barrier diodes have the excellent properties that the on-voltage is low and the reverse recovery current is small. Thus they are widely used as power semiconductor devices.
  • FIG. 1 is a schematic cross-sectional view depicting the configuration of a semiconductor device according to a first embodiment.
  • FIG. 2 is a circuit diagram of the semiconductor device according to the first embodiment.
  • FIG. 3 is a schematic cross-sectional view depicting the configuration of a semiconductor device according to a second embodiment.
  • FIG. 4 is a schematic cross-sectional view depicting the configuration of a semiconductor device according to a third embodiment.
  • FIG. 5 is a schematic cross-sectional view depicting the configuration of a semiconductor device according to a fourth embodiment.
  • a semiconductor device in general, includes a conductive substrate, a Schottky barrier diode, and a field-effect transistor.
  • the Schottky barrier diode is mounted on the conductive substrate and includes an anode electrode and a cathode electrode.
  • the anode electrode is electrically connected to the conductive substrate.
  • the field-effect transistor is mounted on the conductive substrate and includes a source electrode, a drain electrode, and a gate electrode.
  • the source electrode of the field-effect transistor is electrically connected to the cathode electrode of the Schottky barrier diode.
  • the gate electrode of the field-effect transistor is electrically connected to the anode electrode of the Schottky barrier diode.
  • FIG. 1 is a schematic cross-sectional view depicting the configuration of a semiconductor device according to a first embodiment.
  • the semiconductor device in this embodiment is a compound-type device in which a Schottky barrier diode 101 and a field-effect transistor 201 are mounted on the same conductive substrate 10 .
  • the conductive substrate 10 is, for example, a copper (Cu) plate.
  • the conductive substrate 10 is not limited to copper, and may be, for example, a metal plate with high conductivity, such as aluminum.
  • the conductive substrate 10 is not necessarily a metal plate, and may be, for example, a plate formed by affixing a conductive foil such as a copper foil to an otherwise insulating plate, for example a plate made of a resin used for mounting a plurality of semiconductor devices.
  • the Schottky barrier diode 101 is mounted on the conductive substrate 10 using a first adhesion layer 12 .
  • the field-effect transistor 201 is mounted on the conductive substrate 10 using a second adhesion layer 14 .
  • the first adhesion layer 12 and the second adhesion layer 14 are conductive materials such as solder or conductive resin paste.
  • the Schottky barrier diode 101 has a laminated structure including an n-type semiconductor substrate 16 and a semiconductor layer 18 having resistance higher than that of the n-type semiconductor substrate 16 .
  • An anode electrode (positive electrode) 20 is provided on a surface of the semiconductor layer 18 such that semiconductor layer 18 is between anode electrode 20 and the n-type semiconductor substrate 16 , and a cathode electrode (negative electrode) 22 on a surface of the n-type semiconductor substrate 16 such that n-type semiconductor layer 16 is between cathode electrode 22 and the semiconductor layer 18 .
  • the semiconductor layer 18 and the anode electrode 20 form. a Schottky junction.
  • the semiconductor substrate 16 and the cathode electrode 22 form an ohmic junction.
  • the semiconductor substrate 16 and the semiconductor layer 18 are formed from the same semiconductor material.
  • the semiconductor material is, for example, silicon.
  • a Schottky barrier diode formed from silicon is relatively inexpensive, and has excellent properties for many applications in that the on-voltage is low and the reverse recovery current is small.
  • semiconductor materials such as silicon carbide (SiC), for example, can be used.
  • the material of the anode electrode 20 is not limited to a particular one as long as the material forms a Schottky junction with the semiconductor layer 18 .
  • materials such as tungsten (W) and molybdenum (Mo) can be used.
  • the material of the cathode electrode 22 is also not limited to a particular one as long as the material forms an ohmic junction with the semiconductor substrate 16 .
  • metals such as aluminum (Al) and titanium (Ti) can be used.
  • the Schottky barrier diode 101 is mounted on the conductive substrate 10 using the first adhesion layer 12 such that that the anode electrode (positive electrode) 20 is in contact with the first adhesion layer 12 and opposite to the conductive substrate 10 .
  • the field-effect transistor 201 is, for example, a normally-on type high-electron-mobility transistor (HEMT) formed from nitride semiconductor.
  • the field-effect transistor 201 has a laminated structure with a substrate 24 , a buffer layer 26 on the substrate 24 , a first nitride semiconductor layer 28 on the buffer layer 26 , and a second nitride semiconductor layer 30 on the first nitride semiconductor layer 28 .
  • HEMT high-electron-mobility transistor
  • a source electrode 32 and a drain electrode 34 are formed on a surface of the second nitride semiconductor layer 30 .
  • An ohmic junction is formed between the source electrode 32 and the second nitride semiconductor layer 30 and between the drain electrode 34 and the second nitride semiconductor layer 30 .
  • a gate electrode 38 is formed between the source electrode 32 and the drain electrode 34 with a gate insulating film 36 interposed between the gate electrode 38 and the second nitride semiconductor layer 30 .
  • the gate insulating film 36 may not be included, thus forming a Schottky junction between the gate electrode 38 and the second nitride semiconductor layer 30 .
  • the substrate (transistor substrate) 24 is conductive, and, for example, silicon, silicon carbide or the like can be used therefor.
  • the buffer layer 26 is a layer for mediating the difference in lattice constants between the substrate 24 and the first and second nitride semiconductor layers 28 and 30 .
  • the buffer layer 26 commonly comprises a plurality of nitride semiconductor layers of different materials.
  • the materials of the first nitride semiconductor layer 28 and the second nitride semiconductor layer 30 are chosen so that a two-dimensional electron gas is generated at the interface therebetween.
  • gallium nitride GaN
  • aluminum gallium nitride AlGaN
  • the material of the source electrode 32 and the drain electrode 34 is not limited to a particular one as long as it is a material that forms ohmic junctions with the second nitride semiconductor layer 30 .
  • An example of the material is aluminum (Al), titanium (Ti), or nickel (Ni).
  • the material may be an alloy or a laminated structure of these metals.
  • the source electrode 32 and the drain electrode 34 may be laminated at the top (coated) with a layer of low-resistance metal such as gold (Au) to reduce resistance.
  • the material of the gate insulating film 36 for example, silicon nitride (SiNx) or silicon oxide (SiO 2 ) can be used.
  • the material of the gate electrode 38 is also not limited to a particular one.
  • the material may be nickel (Ni), titanium (Ti), or platinum (Pt).
  • the material may be an alloy or a laminated structure of these metals.
  • the gate electrode 38 may be laminated at the top with a layer of low-resistance metal such as gold (Au) to reduce resistance.
  • the field-effect transistor 201 is mounted on the conductive substrate 10 using the second adhesion layer 14 such that the back surface of substrate 24 is in contact with adhesion layer 14 and is opposite to the conductive substrate 10 .
  • the gate electrode 38 of the field-effect transistor 201 is connected to the conductive substrate 10 via a bonding wire 40 . With this, the gate electrode 38 is electrically connected to the anode electrode 20 of the Schottky barrier diode 101 via the conductive substrate 10 and the conductive adhesion layer 12 .
  • the source electrode 32 of the field-effect transistor 201 is electrically connected to the cathode electrode 22 of the Schottky barrier diode 101 via a bonding wire 42 .
  • the conductive substrate 10 is connected to a first external terminal 44 via a bonding wire or the like not specifically depicted.
  • the drain electrode 34 is connected to a second external terminal 46 via a bonding wire or the like not specifically depicted.
  • the first and second external terminals are portions of the device used for making electrical connections to outside of the device.
  • FIG. 2 is a circuit diagram of the semiconductor device in this first embodiment.
  • the operation of the compound-type Schottky barrier diode in this embodiment will be described.
  • the field-effect transistor 201 which is a normally-on type, is turned to an on-state.
  • the Schottky barrier diode 101 is turned to an off-state.
  • the potential of the source electrode 32 and the cathode electrode 22 becomes a positive potential with respect to the potential of the gate electrode 38 , the anode electrode 20 , and the conductive substrate 10 .
  • the field-effect transistor 201 switches to an off-state due to a potential difference between the potential of the source electrode 32 and the cathode electrode 22 and the potential of the gate electrode 38 , the anode electrode 20 , and the conductive substrate 10 .
  • the withstand (breakdown) voltage of the compound-type Schottky barrier diode in this embodiment is determined by the withstand (breakdown) voltage of the field-effect transistor 201 . Therefore, a compound-type Schottky barrier diode with a withstand voltage equal to or higher than that of the Schottky barrier diode 101 alone can be provided.
  • the Schottky barrier diode 101 is turned to an on-state.
  • a current flows through the normally-on type field-effect transistor 201 , and the current reaches the second external terminal 46 . Since the field-effect transistor 201 is the normally-on type, the on-voltage of the compound-type Schottky barrier diode in this embodiment is determined by the on-voltage of the Schottky barrier diode 101 .
  • a compound-type Schottky barrier diode capable of high-speed operation with a high withstand voltage and a low on-resistance can be provided.
  • the conductive substrate 10 is electrically connected to the first external terminal 44 . Therefore, during operation of the compound-type Schottky barrier diode, the conductive substrate 10 with a large area and consequently with a large parasitic capacitance remains fixed to the potential of the first external terminal 44 , thereby being prevented from being in a floating state. This allows for stable circuit operation and enhanced switching characteristics.
  • the Schottky barrier diode 101 is mounted upside down, and the cathode electrode 22 is connected to the conductive substrate 10 . Then, during operation of the compound-type Schottky barrier diode in an off-state, the potential of the conductive substrate 10 is floating and can vary greatly. This causes the circuit operation to become unstable and the switching characteristics to deteriorate.
  • the conductive substrate 10 is electrically connected to the first external terminal 44 , so that the above-described problems are avoided, and a semiconductor device with stable rectification properties is provided.
  • a semiconductor device includes a field-effect transistor mounted on a conductive substrate via an insulator. The explanation of those portions of the second embodiment which are similar to the first embodiment will not be repeated.
  • FIG. 3 is a schematic cross-sectional view depicting the configuration of the semiconductor device in the second embodiment.
  • a field-effect transistor 201 is mounted on a conductive substrate 10 using a third adhesion layer 50 (rather than a second adhesion layer 14 ).
  • the third adhesion layer 50 is an insulator.
  • an insulating resin paste can be used as the third adhesion layer 50 .
  • the switching characteristics of a compound-type Schottky barrier diode in this embodiment depend on the gate capacitance of the field-effect transistor 201 .
  • the capacitance between a gate electrode 38 and the conductive substrate 10 is reduced by mounting the field-effect transistor 201 via the insulator (third adhesion layer 50 ). This results in a compound-type Schottky barrier diode with further enhanced switching characteristics and stable rectification properties.
  • a semiconductor device includes a field-effect transistor formed using a high-resistance substrate with a resistivity of 100 ⁇ cm or more. The explanation of those portions of the third embodiment which are similar to the first embodiment will not be repeated.
  • FIG. 4 is a schematic cross-sectional view depicting the configuration of the semiconductor device in the third embodiment.
  • a field-effect transistor 201 is formed using a high-resistance substrate 52 (rather than substrate 24 ) with a resistivity of 100 ⁇ cm or more.
  • the field-effect transistor 201 has a laminated structure with the high-resistance substrate (transistor substrate) 52 , a buffer layer 26 on the high-resistance substrate 52 , a first nitride semiconductor layer 28 on the buffer layer 26 , and a second nitride semiconductor layer 30 on the first nitride semiconductor layer 28 .
  • the high-resistance substrate 52 is, for example, a high-resistance silicon substrate, a sapphire substrate, or the like.
  • the resistivity of a substrate can be determined by the material of the substrate and the amount of conductive impurities included in the material.
  • the switching characteristics of a compound-type Schottky barrier diode in this embodiment depend on the gate capacitance of the field-effect transistor 201 .
  • the capacitance (gate capacitance) between the gate electrode 38 and the conductive substrate 10 is reduced by making the substrate of the field-effect transistor 201 (e.g., substrate 52 ) highly resistive. Consequently, a compound-type Schottky barrier diode with further enhanced switching characteristics and stable rectification properties can be provided.
  • a semiconductor device includes a metal heatsink provided on a back side of the conductive substrate 10 .
  • the explanation of those portions of the fourth embodiment which are similar to the first embodiment will not be repeated.
  • FIG. 5 is a schematic cross-sectional view showing the configuration of a semiconductor device according to this embodiment.
  • a metal heatsink 54 is provided on the back side of the conductive substrate 10 and in contact with the conductive substrate 10 .
  • the conductive substrate 10 is connected to a first external terminal 44 . This enables the provision of a large-volume heatsink 54 in connection with the conductive substrate 10 , with limited effect on the circuit operation.
  • a compound-type Schottky barrier diode with excellent heatsinking can be provided.
  • a field-effect transistor other than a HEMT can be used.

Abstract

According to an embodiment, a semiconductor device includes a conductive substrate, a Schottky barrier diode, and a field-effect transistor. The Schottky barrier diode is mounted on the conductive substrate and includes an anode electrode and a cathode electrode. The anode electrode is electrically connected to the conductive substrate. The field-effect transistor is mounted on the conductive substrate and includes a source electrode, a drain electrode, and a gate electrode. The source electrode of the field-effect transistor is electrically connected to the cathode electrode of the Schottky barrier diode. The gate electrode of the field-effect transistor is electrically connected to the anode electrode of the Schottky barrier diode.

Description

    CROSS-REFERENCE TO RELATED APPLICATION
  • This application is based upon and claims the benefit of priority from Japanese Patent Application No. 2013-059343, filed on Mar. 22, 2013, the entire contents of which are incorporated herein by reference.
    • FIELD
  • Embodiments described herein relate generally to semiconductor devices including a Schottky barrier diode.
    • BACKGROUND
  • Silicon Schottky barrier diodes have the excellent properties that the on-voltage is low and the reverse recovery current is small. Thus they are widely used as power semiconductor devices.
  • It is desired that power semiconductor devices used in switching circuits or the like have stable rectification properties to ensure stable circuit operation.
    • DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a schematic cross-sectional view depicting the configuration of a semiconductor device according to a first embodiment.
  • FIG. 2 is a circuit diagram of the semiconductor device according to the first embodiment.
  • FIG. 3 is a schematic cross-sectional view depicting the configuration of a semiconductor device according to a second embodiment.
  • FIG. 4 is a schematic cross-sectional view depicting the configuration of a semiconductor device according to a third embodiment.
  • FIG. 5 is a schematic cross-sectional view depicting the configuration of a semiconductor device according to a fourth embodiment.
    •  DETAILED DESCRIPTION
  • In general, according to an embodiment, a semiconductor device includes a conductive substrate, a Schottky barrier diode, and a field-effect transistor. The Schottky barrier diode is mounted on the conductive substrate and includes an anode electrode and a cathode electrode. The anode electrode is electrically connected to the conductive substrate. The field-effect transistor is mounted on the conductive substrate and includes a source electrode, a drain electrode, and a gate electrode. The source electrode of the field-effect transistor is electrically connected to the cathode electrode of the Schottky barrier diode. The gate electrode of the field-effect transistor is electrically connected to the anode electrode of the Schottky barrier diode.
    • First Embodiment
  • FIG. 1 is a schematic cross-sectional view depicting the configuration of a semiconductor device according to a first embodiment. The semiconductor device in this embodiment is a compound-type device in which a Schottky barrier diode 101 and a field-effect transistor 201 are mounted on the same conductive substrate 10.
  • The conductive substrate 10 is, for example, a copper (Cu) plate. The conductive substrate 10 is not limited to copper, and may be, for example, a metal plate with high conductivity, such as aluminum. Also, the conductive substrate 10 is not necessarily a metal plate, and may be, for example, a plate formed by affixing a conductive foil such as a copper foil to an otherwise insulating plate, for example a plate made of a resin used for mounting a plurality of semiconductor devices.
  • The Schottky barrier diode 101 is mounted on the conductive substrate 10 using a first adhesion layer 12. The field-effect transistor 201 is mounted on the conductive substrate 10 using a second adhesion layer 14.
  • The first adhesion layer 12 and the second adhesion layer 14 are conductive materials such as solder or conductive resin paste.
  • The Schottky barrier diode 101 has a laminated structure including an n-type semiconductor substrate 16 and a semiconductor layer 18 having resistance higher than that of the n-type semiconductor substrate 16. An anode electrode (positive electrode) 20 is provided on a surface of the semiconductor layer 18 such that semiconductor layer 18 is between anode electrode 20 and the n-type semiconductor substrate 16, and a cathode electrode (negative electrode) 22 on a surface of the n-type semiconductor substrate 16 such that n-type semiconductor layer 16 is between cathode electrode 22 and the semiconductor layer 18.
  • The semiconductor layer 18 and the anode electrode 20 form. a Schottky junction. The semiconductor substrate 16 and the cathode electrode 22 form an ohmic junction.
  • The semiconductor substrate 16 and the semiconductor layer 18 are formed from the same semiconductor material. The semiconductor material is, for example, silicon. A Schottky barrier diode formed from silicon is relatively inexpensive, and has excellent properties for many applications in that the on-voltage is low and the reverse recovery current is small. Other than silicon, semiconductor materials such as silicon carbide (SiC), for example, can be used.
  • The material of the anode electrode 20 is not limited to a particular one as long as the material forms a Schottky junction with the semiconductor layer 18. For example, materials such as tungsten (W) and molybdenum (Mo) can be used. The material of the cathode electrode 22 is also not limited to a particular one as long as the material forms an ohmic junction with the semiconductor substrate 16. For example, metals such as aluminum (Al) and titanium (Ti) can be used.
  • The Schottky barrier diode 101 is mounted on the conductive substrate 10 using the first adhesion layer 12 such that that the anode electrode (positive electrode) 20 is in contact with the first adhesion layer 12 and opposite to the conductive substrate 10.
  • The field-effect transistor 201 is, for example, a normally-on type high-electron-mobility transistor (HEMT) formed from nitride semiconductor. The field-effect transistor 201 has a laminated structure with a substrate 24, a buffer layer 26 on the substrate 24, a first nitride semiconductor layer 28 on the buffer layer 26, and a second nitride semiconductor layer 30 on the first nitride semiconductor layer 28.
  • A source electrode 32 and a drain electrode 34 are formed on a surface of the second nitride semiconductor layer 30. An ohmic junction is formed between the source electrode 32 and the second nitride semiconductor layer 30 and between the drain electrode 34 and the second nitride semiconductor layer 30.
  • A gate electrode 38 is formed between the source electrode 32 and the drain electrode 34 with a gate insulating film 36 interposed between the gate electrode 38 and the second nitride semiconductor layer 30. Alternatively, the gate insulating film 36 may not be included, thus forming a Schottky junction between the gate electrode 38 and the second nitride semiconductor layer 30.
  • The substrate (transistor substrate) 24 is conductive, and, for example, silicon, silicon carbide or the like can be used therefor. The buffer layer 26 is a layer for mediating the difference in lattice constants between the substrate 24 and the first and second nitride semiconductor layers 28 and 30. The buffer layer 26 commonly comprises a plurality of nitride semiconductor layers of different materials.
  • The materials of the first nitride semiconductor layer 28 and the second nitride semiconductor layer 30 are chosen so that a two-dimensional electron gas is generated at the interface therebetween. For example, gallium nitride (GaN) can be chosen for the first nitride semiconductor layer 28, and aluminum gallium nitride (AlGaN) for the second nitride semiconductor layer 30.
  • The material of the source electrode 32 and the drain electrode 34 is not limited to a particular one as long as it is a material that forms ohmic junctions with the second nitride semiconductor layer 30. An example of the material is aluminum (Al), titanium (Ti), or nickel (Ni). The material may be an alloy or a laminated structure of these metals. Additionally, the source electrode 32 and the drain electrode 34 may be laminated at the top (coated) with a layer of low-resistance metal such as gold (Au) to reduce resistance.
  • For the material of the gate insulating film 36, for example, silicon nitride (SiNx) or silicon oxide (SiO2) can be used. The material of the gate electrode 38 is also not limited to a particular one. For example, the material may be nickel (Ni), titanium (Ti), or platinum (Pt). Alternatively, the material may be an alloy or a laminated structure of these metals. Additionally, the gate electrode 38 may be laminated at the top with a layer of low-resistance metal such as gold (Au) to reduce resistance.
  • The field-effect transistor 201 is mounted on the conductive substrate 10 using the second adhesion layer 14 such that the back surface of substrate 24 is in contact with adhesion layer 14 and is opposite to the conductive substrate 10.
  • The gate electrode 38 of the field-effect transistor 201 is connected to the conductive substrate 10 via a bonding wire 40. With this, the gate electrode 38 is electrically connected to the anode electrode 20 of the Schottky barrier diode 101 via the conductive substrate 10 and the conductive adhesion layer 12.
  • The source electrode 32 of the field-effect transistor 201 is electrically connected to the cathode electrode 22 of the Schottky barrier diode 101 via a bonding wire 42.
  • The conductive substrate 10 is connected to a first external terminal 44 via a bonding wire or the like not specifically depicted. The drain electrode 34 is connected to a second external terminal 46 via a bonding wire or the like not specifically depicted. The first and second external terminals are portions of the device used for making electrical connections to outside of the device.
  • FIG. 2 is a circuit diagram of the semiconductor device in this first embodiment. Hereinafter, with reference to FIGS. 1 and 2, the operation of the compound-type Schottky barrier diode in this embodiment will be described.
  • When the first external terminal 44 is grounded and a positive voltage is applied to the second external terminal 46, the field-effect transistor 201, which is a normally-on type, is turned to an on-state. On the other hand, the Schottky barrier diode 101 is turned to an off-state. As a result, the potential of the source electrode 32 and the cathode electrode 22 becomes a positive potential with respect to the potential of the gate electrode 38, the anode electrode 20, and the conductive substrate 10.
  • When the potential of the second external terminal 46 is increased to the threshold voltage of the field-effect transistor 201, the field-effect transistor 201 switches to an off-state due to a potential difference between the potential of the source electrode 32 and the cathode electrode 22 and the potential of the gate electrode 38, the anode electrode 20, and the conductive substrate 10.
  • When a voltage is further applied to the second external terminal 46, most of the applied voltage is applied to the field-effect transistor 201 because the field-effect transistor 201 is in the off-state. Accordingly, a voltage equal to or exceeding the threshold voltage is not applied to the Schottky barrier diode 101. Thus, effectively the withstand (breakdown) voltage of the compound-type Schottky barrier diode in this embodiment is determined by the withstand (breakdown) voltage of the field-effect transistor 201. Therefore, a compound-type Schottky barrier diode with a withstand voltage equal to or higher than that of the Schottky barrier diode 101 alone can be provided.
  • Next, when the second external terminal 46 is grounded and a positive voltage is applied to the first external terminal 44, the Schottky barrier diode 101 is turned to an on-state. A current flows through the normally-on type field-effect transistor 201, and the current reaches the second external terminal 46. Since the field-effect transistor 201 is the normally-on type, the on-voltage of the compound-type Schottky barrier diode in this embodiment is determined by the on-voltage of the Schottky barrier diode 101.
  • According to this embodiment, by using, for example, a low-on-voltage silicon Schottky barrier diode for the Schottky barrier diode 101 and using, for example, a high-withstand-voltage nitride semiconductor HEMT with a withstand voltage of 600 V or more for the field-effect transistor 201, a compound-type Schottky barrier diode capable of high-speed operation with a high withstand voltage and a low on-resistance can be provided.
  • In the compound-type Schottky barrier diode in this embodiment, the conductive substrate 10 is electrically connected to the first external terminal 44. Therefore, during operation of the compound-type Schottky barrier diode, the conductive substrate 10 with a large area and consequently with a large parasitic capacitance remains fixed to the potential of the first external terminal 44, thereby being prevented from being in a floating state. This allows for stable circuit operation and enhanced switching characteristics.
  • For example, suppose that, unlike in this embodiment, the Schottky barrier diode 101 is mounted upside down, and the cathode electrode 22 is connected to the conductive substrate 10. Then, during operation of the compound-type Schottky barrier diode in an off-state, the potential of the conductive substrate 10 is floating and can vary greatly. This causes the circuit operation to become unstable and the switching characteristics to deteriorate.
  • In this embodiment, the conductive substrate 10 is electrically connected to the first external terminal 44, so that the above-described problems are avoided, and a semiconductor device with stable rectification properties is provided.
    • Second Embodiment
  • A semiconductor device according to a second embodiment includes a field-effect transistor mounted on a conductive substrate via an insulator. The explanation of those portions of the second embodiment which are similar to the first embodiment will not be repeated.
  • FIG. 3 is a schematic cross-sectional view depicting the configuration of the semiconductor device in the second embodiment.
  • As shown in FIG. 3, in the semiconductor device in this embodiment, a field-effect transistor 201 is mounted on a conductive substrate 10 using a third adhesion layer 50 (rather than a second adhesion layer 14). The third adhesion layer 50 is an insulator. For example, an insulating resin paste can be used as the third adhesion layer 50.
  • The switching characteristics of a compound-type Schottky barrier diode in this embodiment depend on the gate capacitance of the field-effect transistor 201. In this embodiment, of the gate capacitance, the capacitance between a gate electrode 38 and the conductive substrate 10 is reduced by mounting the field-effect transistor 201 via the insulator (third adhesion layer 50). This results in a compound-type Schottky barrier diode with further enhanced switching characteristics and stable rectification properties.
    • Third Embodiment
  • A semiconductor device according to a third embodiment includes a field-effect transistor formed using a high-resistance substrate with a resistivity of 100 Ωcm or more. The explanation of those portions of the third embodiment which are similar to the first embodiment will not be repeated.
  • FIG. 4 is a schematic cross-sectional view depicting the configuration of the semiconductor device in the third embodiment.
  • As shown in FIG. 4, in the semiconductor device in this embodiment, a field-effect transistor 201 is formed using a high-resistance substrate 52 (rather than substrate 24) with a resistivity of 100 Ωcm or more. Specifically, the field-effect transistor 201 has a laminated structure with the high-resistance substrate (transistor substrate) 52, a buffer layer 26 on the high-resistance substrate 52, a first nitride semiconductor layer 28 on the buffer layer 26, and a second nitride semiconductor layer 30 on the first nitride semiconductor layer 28.
  • The high-resistance substrate 52 is, for example, a high-resistance silicon substrate, a sapphire substrate, or the like. The resistivity of a substrate can be determined by the material of the substrate and the amount of conductive impurities included in the material.
  • The switching characteristics of a compound-type Schottky barrier diode in this embodiment depend on the gate capacitance of the field-effect transistor 201. In this embodiment, the capacitance (gate capacitance) between the gate electrode 38 and the conductive substrate 10 is reduced by making the substrate of the field-effect transistor 201 (e.g., substrate 52) highly resistive. Consequently, a compound-type Schottky barrier diode with further enhanced switching characteristics and stable rectification properties can be provided.
    • Fourth Embodiment
  • A semiconductor device according to a fourth embodiment includes a metal heatsink provided on a back side of the conductive substrate 10. The explanation of those portions of the fourth embodiment which are similar to the first embodiment will not be repeated. FIG. 5 is a schematic cross-sectional view showing the configuration of a semiconductor device according to this embodiment.
  • As shown in FIG. 5, in the semiconductor device in this embodiment, a metal heatsink 54 is provided on the back side of the conductive substrate 10 and in contact with the conductive substrate 10.
  • In the fourth embodiment, the conductive substrate 10 is connected to a first external terminal 44. This enables the provision of a large-volume heatsink 54 in connection with the conductive substrate 10, with limited effect on the circuit operation.
  • According to the fourth embodiment, a compound-type Schottky barrier diode with excellent heatsinking can be provided.
  • Although the above embodiments have been described with a HEMT as an example of a semiconductor device, a field-effect transistor other than a HEMT can be used.
  • While certain embodiments have been described, these embodiments have been presented by way of example only, and are not intended to limit the scope of the disclosure. Indeed, the embodiments described herein may be embodied in a variety of other forms; furthermore, various omissions, substitutions and changes in the form of the embodiments described herein may be made without departing from the spirit of the disclosure. The accompanying claims and their equivalents are intended to cover such forms or modifications as would fall within the scope and spirit of the disclosure.

Claims (19)

What is claimed is:
1. A semiconductor device, comprising:
a conductive substrate;
a Schottky barrier diode mounted on the conductive substrate and having an anode electrode and a cathode electrode, the anode electrode electrically connected to the conductive substrate; and
a field-effect transistor mounted on the conductive substrate and having a source electrode, a drain electrode, and a gate electrode, wherein,
the source electrode is electrically connected to the cathode electrode; and
the gate electrode is electrically connected to the anode electrode.
2. The semiconductor substrate according to claim 1, wherein the Schottky barrier diode comprises silicon, and the field-effect transistor comprises semiconductor nitride.
3. The semiconductor device according to claim 1, wherein the field-effect transistor is mounted on the conductive substrate via an insulator.
4. The semiconductor device according to claim 1, wherein the field-effect transistor includes a high-resistance substrate with a resistivity of 100 Ωcm or more.
5. The semiconductor device according to claim 1, further comprising a heatsink connected to the conductive substrate.
6. A semiconductor device, comprising:
a conductive substrate;
a field-effect transistor mounted on the conductive substrate, field-effect transistor including:
a transistor substrate;
a buffer layer disposed on the substrate;
a first semiconductor layer disposed on the buffer layer;
a second semiconductor layer disposed on the first semiconductor layer;
a source electrode disposed on the second semiconductor layer;
a drain electrode disposed on the second semiconductor layer, spaced apart from the source electrode; and
a gate electrode disposed between the source electrode and the drain electrode, and spaced apart from the source electrode and the drain electrode; and
a Schottky barrier diode mounted on the conductive substrate, the Schottky barrier diode including:
an anode electrode electrically connected to the conductive substrate;
a n-type semiconductor substrate disposed on the anode electrode;
a third semiconductor layer disposed on the n-type semiconductor substrate and having a resistance that is higher than a resistance of the n-type semiconductor substrate; and
a cathode electrode disposed on the third semiconductor layer;
wherein the source electrode is electrically connected to the cathode electrode and the gate electrode is electrically connected to the anode electrode.
7. The semiconductor device of claim 6, wherein the transistor substrate has a resistivity greater than or equal to 100 Ωcm.
8. The semiconductor device of claim 6, further comprising a heatsink connected to the conductive substrate.
9. The semiconductor device of claim 6, wherein the conductive substrate comprises a conductive foil on an insulating material.
10. The semiconductor device of claim 6, wherein the source electrode is electrically connected to the cathode with a first bonding wire, and the gate electrode is electrically connected to the anode electrode with a second bonding wire.
11. The semiconductor device of claim 6, wherein the Schottky barrier diode is mounted on the conductive substrate using a conductive resin paste, and the field effect transistor is mounted on the conductive substrate using an insulating resin paste.
12. The semiconductor device of claim 6, wherein the n-type semiconductor substrate and the third semiconductor layer comprise silicon.
13. The semiconductor device of claim 6, further comprising:
a first external terminal electrically connected to the conductive substrate; and
a second external terminal electrically connected to the drain electrode.
14. The semiconductor device of claim 6, wherein the field-effect transistor is a high-electron mobility transistor.
15. The semiconductor device of claim 6, further comprising a gate insulating layer between the gate electrode and the second semiconductor layer.
16. A power semiconductor device, comprising:
a conductive substrate;
a field-effect transistor mounted on the conductive substrate, field-effect transistor including:
a transistor substrate;
a buffer layer disposed on the substrate;
a first semiconductor layer disposed on the buffer layer, the first semiconductor layer comprising a first nitride semiconductor material;
a second semiconductor layer disposed on the first semiconductor layer, the second semiconductor layer comprising a second nitride semiconductor material;
a source electrode disposed on the second semiconductor layer;
a drain electrode disposed on the second semiconductor layer, spaced apart from the source electrode; and
a gate electrode disposed between the source electrode and the drain electrode, and spaced apart from the source electrode and the drain electrode; and
a Schottky barrier diode mounted on the conductive substrate, the Schottky barrier diode including:
an anode electrode electrically connected to the conductive substrate;
a n-type semiconductor substrate disposed on the anode electrode;
a third semiconductor layer disposed on the n-type semiconductor substrate and having a resistance that is higher than a resistance of the n-type semiconductor substrate; and
a cathode electrode disposed on the third semiconductor layer;
wherein the source electrode is electrically connected to the cathode electrode, the gate electrode is electrically connected to the anode electrode, the conductive substrate is electrically connected to a first external terminal, and the drain electrode is electrically connected to a second external terminal.
17. The power semiconductor device of claim 16, wherein the first nitride semiconductor material is gallium nitride and the second nitride semiconductor material is aluminum gallium nitride.
18. The power semiconductor device of claim 16, wherein the transistor substrate is conductive.
19. The power semiconductor device of claim 16, further comprising a gate insulating layer between the gate electrode and the second semiconductor layer.
US14/015,986 2013-03-22 2013-08-30 Semiconductor device Expired - Fee Related US9165922B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2013-059343 2013-03-22
JP2013059343A JP2014187086A (en) 2013-03-22 2013-03-22 Semiconductor device

Publications (2)

Publication Number Publication Date
US20140284610A1 true US20140284610A1 (en) 2014-09-25
US9165922B2 US9165922B2 (en) 2015-10-20

Family

ID=51552201

Family Applications (1)

Application Number Title Priority Date Filing Date
US14/015,986 Expired - Fee Related US9165922B2 (en) 2013-03-22 2013-08-30 Semiconductor device

Country Status (3)

Country Link
US (1) US9165922B2 (en)
JP (1) JP2014187086A (en)
CN (1) CN104064562A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140327016A1 (en) * 2013-02-22 2014-11-06 U.S. Army Research Laboratory Attn: Rdrl-Loc-I Group iii nitride semiconductor frequency multiplier and method thereof
CN111816623A (en) * 2019-05-12 2020-10-23 李湛明 Packaged semiconductor device and packaging method thereof
CN112271217A (en) * 2020-11-02 2021-01-26 中国工程物理研究院电子工程研究所 Impact-resistant field effect transistor and impact-resistant low-noise amplifier

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2019116868A1 (en) * 2017-12-11 2019-06-20 ローム株式会社 Semiconductor rectifier
CN116646256A (en) * 2023-05-26 2023-08-25 苏州量芯微半导体有限公司 Processing method before packaging gallium nitride power device and packaging structure

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4583107A (en) * 1983-08-15 1986-04-15 Westinghouse Electric Corp. Castellated gate field effect transistor
US7157748B2 (en) * 2004-09-16 2007-01-02 Kabushiki Kaisha Toshiba Nitride-based semiconductor device
US20070257708A1 (en) * 2004-08-31 2007-11-08 Kabushiki Kaisha Toshiba Semiconductor module
US20080003731A1 (en) * 2004-07-08 2008-01-03 Mazzola Michael S Monolithic vertical junction field effect transistor and schottky barrier diode fabricated from silicon carbide and method for fabricating the same
US20080023696A1 (en) * 2006-07-28 2008-01-31 Semiconductor Energy Laboratory Co., Ltd. Memory element and semiconductor device
US20090189191A1 (en) * 2008-01-30 2009-07-30 The Furukawa Electric Co., Ltd Semiconductor device

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2003007843A (en) 2001-06-20 2003-01-10 Toshiba Corp Semiconductor device
US7247889B2 (en) * 2004-12-03 2007-07-24 Nitronex Corporation III-nitride material structures including silicon substrates
US7808102B2 (en) * 2006-07-28 2010-10-05 Alpha & Omega Semiconductor, Ltd. Multi-die DC-DC boost power converter with efficient packaging
JP5358882B2 (en) * 2007-02-09 2013-12-04 サンケン電気株式会社 Composite semiconductor device including rectifying element
US7884394B2 (en) * 2009-02-09 2011-02-08 Transphorm Inc. III-nitride devices and circuits
JP5655339B2 (en) 2010-03-26 2015-01-21 サンケン電気株式会社 Semiconductor device
JP2012186353A (en) 2011-03-07 2012-09-27 Fuji Electric Co Ltd Composite semiconductor device

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4583107A (en) * 1983-08-15 1986-04-15 Westinghouse Electric Corp. Castellated gate field effect transistor
US20080003731A1 (en) * 2004-07-08 2008-01-03 Mazzola Michael S Monolithic vertical junction field effect transistor and schottky barrier diode fabricated from silicon carbide and method for fabricating the same
US20070257708A1 (en) * 2004-08-31 2007-11-08 Kabushiki Kaisha Toshiba Semiconductor module
US7157748B2 (en) * 2004-09-16 2007-01-02 Kabushiki Kaisha Toshiba Nitride-based semiconductor device
US20080023696A1 (en) * 2006-07-28 2008-01-31 Semiconductor Energy Laboratory Co., Ltd. Memory element and semiconductor device
US20090189191A1 (en) * 2008-01-30 2009-07-30 The Furukawa Electric Co., Ltd Semiconductor device

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140327016A1 (en) * 2013-02-22 2014-11-06 U.S. Army Research Laboratory Attn: Rdrl-Loc-I Group iii nitride semiconductor frequency multiplier and method thereof
US9117937B2 (en) * 2013-02-22 2015-08-25 The United States Of America As Represented By The Secretary Of The Army Group III nitride semiconductor frequency multiplier
CN111816623A (en) * 2019-05-12 2020-10-23 李湛明 Packaged semiconductor device and packaging method thereof
CN112271217A (en) * 2020-11-02 2021-01-26 中国工程物理研究院电子工程研究所 Impact-resistant field effect transistor and impact-resistant low-noise amplifier

Also Published As

Publication number Publication date
US9165922B2 (en) 2015-10-20
JP2014187086A (en) 2014-10-02
CN104064562A (en) 2014-09-24

Similar Documents

Publication Publication Date Title
US10204998B2 (en) Heterostructure device
JP6201422B2 (en) Semiconductor device
JP4645313B2 (en) Semiconductor device
JP6240898B2 (en) Semiconductor device
US9349807B2 (en) Semiconductor device having GaN-based layer
US8593068B2 (en) Two-wire AC switch
US9087766B2 (en) Semiconductor having a normally-on nitride semiconductor transistor and a normally-off silicon semiconductor transistor provided on different metal substrates
US9300223B2 (en) Rectifying circuit and semiconductor device
JP5369434B2 (en) Bidirectional switch
US8860090B2 (en) Nitride semiconductor device
US8742467B2 (en) Bidirectional switching device and bidirectional switching circuit using the same
US9165922B2 (en) Semiconductor device
JP2007273640A (en) Semiconductor device
US10109715B2 (en) Semiconductor device
JP2011187840A (en) Semiconductor device
US20230369479A1 (en) Nitride-based semiconductor bidirectional switching device and method for manufacturing the same
US20150262997A1 (en) Switching power supply
JP6083259B2 (en) Nitride semiconductor device
JP2007208036A (en) Semiconductor device
JP2015015361A (en) Semiconductor device
CN106981508B (en) Horizontal semiconductor element with vertical type bridging structure electrode
JP2008177475A (en) Electronic component
US9450111B2 (en) Schottky barrier diode
JP2023083821A (en) Semiconductor device
JP2013058614A (en) Semiconductor device

Legal Events

Date Code Title Description
AS Assignment

Owner name: KABUSHIKI KAISHA TOSHIBA, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:YOSHIOKA, AKIRA;SAITO, YASUNOBU;FUJIMOTO, HIDETOSHI;AND OTHERS;SIGNING DATES FROM 20131127 TO 20131128;REEL/FRAME:032032/0511

STCF Information on status: patent grant

Free format text: PATENTED CASE

FEPP Fee payment procedure

Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

LAPS Lapse for failure to pay maintenance fees

Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20191020