US20130140585A1 - Junction barrier schottky rectifiers having epitaxially grown p+-n junctions and methods of making - Google Patents

Junction barrier schottky rectifiers having epitaxially grown p+-n junctions and methods of making Download PDF

Info

Publication number
US20130140585A1
US20130140585A1 US13/751,434 US201313751434A US2013140585A1 US 20130140585 A1 US20130140585 A1 US 20130140585A1 US 201313751434 A US201313751434 A US 201313751434A US 2013140585 A1 US2013140585 A1 US 2013140585A1
Authority
US
United States
Prior art keywords
regions
layer regions
semiconductor
highly doped
drift layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US13/751,434
Inventor
Michael S. Mazzola
Lin Cheng
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Power Integrations Inc
Original Assignee
Power Integrations Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Power Integrations Inc filed Critical Power Integrations Inc
Priority to US13/751,434 priority Critical patent/US20130140585A1/en
Publication of US20130140585A1 publication Critical patent/US20130140585A1/en
Assigned to SEMISOUTH LABORATORIES, INC. reassignment SEMISOUTH LABORATORIES, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHENG, LIN, MAZZOLA, MICHAEL S.
Assigned to SS SC IP, LLC reassignment SS SC IP, LLC ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: SEMISOUTH LABORATORIES, INC.
Assigned to POWER INTEGRATIONS, INC. reassignment POWER INTEGRATIONS, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: SS SC IP, LLC
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
    • H01L29/861—Diodes
    • H01L29/872—Schottky diodes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/24—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only semiconductor materials not provided for in groups H01L29/16, H01L29/18, H01L29/20, H01L29/22
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
    • H01L29/861—Diodes
    • H01L29/8611—Planar PN junction diodes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
    • H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
    • H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
    • H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
    • H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
    • H01L29/0619—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE] with a supplementary region doped oppositely to or in rectifying contact with the semiconductor containing or contacting region, e.g. guard rings with PN or Schottky junction
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
    • H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
    • H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
    • H01L29/0619—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE] with a supplementary region doped oppositely to or in rectifying contact with the semiconductor containing or contacting region, e.g. guard rings with PN or Schottky junction
    • H01L29/0623—Buried supplementary region, e.g. buried guard ring
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
    • H01L29/0661—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body specially adapted for altering the breakdown voltage by removing semiconductor material at, or in the neighbourhood of, a reverse biased junction, e.g. by bevelling, moat etching, depletion etching
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System
    • H01L29/1608—Silicon carbide

Definitions

  • SiC rectifiers Because of the fundamental differences in material properties and processing technologies, traditional Si or GaAs microelectronics technologies in power rectifiers (or diodes) can not be easily transferred to SiC. A number of reports of SiC rectifiers have appeared in the last several decades (e.g., [2-6]).
  • drift layer on the substrate layer or buffer layer, the drift layer comprising a semiconductor material of the first conductivity type
  • a central region comprising a plurality of regions of semiconductor material of a second conductivity type different than the first conductivity type on a central portion of the drift layer, the regions of semiconductor material of the second conductivity type having upper surfaces and sidewalls;
  • FIG. 1B is an schematic two-dimensional illustration of a JBS rectifier according to one embodiment having only the P + bus-bar regions exposed and having buried p + -n junctions and guard rings.
  • FIG. 7A is a schematic diagram of the metals being deposited to form electrically conducting contacts to the 2 nd N ⁇ drift regions, all exposed P + regions, and backside of the substrate on the JBS diodes having exposed P + finger, bus-bar, and guard ring regions.
  • FIG. 7C is a schematic diagram of the metals being deposited to form electrically conducting contacts to the 2 nd N ⁇ drift regions, all exposed P + regions, and backside of the substrate on the JBS diodes having exposed P + finger and bus-bar regions with JTE or mesa edge termination.
  • FIG. 7D is a schematic diagram of the metals being deposited to form electrically conducting contacts to the 2 nd N ⁇ drift regions, all exposed P + regions, and backside of the substrate on the JBS diodes having exposed only the P + bus-bar regions and buried p + -n junctions with JTE or mesa edge termination.
  • the P + trench depth or finger height, the P + finger width, the distance between two adjacent P + fingers for the second N ⁇ region to fill in, and the doping concentration of the first drift layer and the second drift region can be selected according to formulae known to those schooled in the art to have low R on and V F while still making the depletion of the drift layer continuous among all the P + regions in the off-state to screen the high electrical field in the depletion region from the Schottky barrier existing at the surface-interface of the Schottky metal and the second N ⁇ drift region.
  • the second drift region reasonably planar on top of the structured P + regions.
  • the alternating trenches and P + fingers normally work against the planar growth of a regrown epitaxial layer.
  • a method for self-planarized epitaxial re-growth which can be used to form the second N ⁇ drift region is described in U.S. patent application Ser. No. 11/198,298, which is incorporated by reference herein.
  • the device can be built on a silicon carbide substrate, which can be electrically either p-type or n-type with or without an epitaxially grown buffer layer of the same conductivity type.
  • the device comprises an epitaxially grown first n-type drift and then a p-type trenched region, followed by an epitaxially re-grown n-type planarized second drift region which may have the same or different doping concentration from the first drift layer.
  • the device structure is defined using conventional photolithography and plasma dry-etch.
  • the Schottky contact to the n-type drift region and Ohmic contact to the p-type region are formed on top of the wafer, while the Ohmic contact to the heavily doped substrate is formed on the backside of the wafer.

Abstract

A junction barrier Schottky (JBS) rectifier device and a method of making the device are described. The device comprises an epitaxially grown first n-type drift layer and p-type regions forming p+-n junctions and self-planarizing epitaxially over-grown second n-type drift regions between and, optionally, on top of the p-type regions. The device may include an edge termination structure such as an exposed or buried P+ guard ring, a regrown or implanted junction termination extension (JTE) region, or a “deep” mesa etched down to the substrate. The Schottky contact to the second n-type drift region and the ohmic contact to the p-type region together serve as an anode. The cathode can be formed by ohmic contact to the n-type region on the backside of the wafer. The devices can be used in monolithic digital, analog, and microwave integrated circuits.

Description

  • This application is a continuation of U.S. patent application Ser. No. 12/146,580, filed on Jun. 26, 2008, allowed, which is a divisional application of U.S. patent application Ser. No. 11/396,615, filed on Apr. 4, 2006, abandoned. Each of the above-referenced applications is incorporated by reference herein in its entirety.
    • STATEMENT REGARDING FEDERALLY SPONSORED RESEARCH
  • This invention was made with U.S. Government support under Air Force Research Laboratory Agreement No. F33615-01-D-2103. The U.S. Government may have certain rights in this invention.
    • BACKGROUND
  • 1. Technical Field
  • The present invention relates, in general, to junction barrier Schottky rectifiers or diodes with a vertical p+-n junction and, in particular, to such devices having an epitaxially grown drift layer and epitaxially overgrown drift regions forming a p+-n junction which may or may not be buried and self-planarized Schottky contact regions. The devices can be formed in a wide band-gap semiconductor material such as silicon carbide.
  • 2. Background of the Technology
  • Silicon Carbide (SiC), a wide band-gap semiconductor material, is very attractive for use in high-power, high-temperature, and/or radiation resistant electronics. SiC power switches are logical candidates for these applications due to their excellent material physical properties such as wide energy band-gap, high breakdown field strength, high saturated electron drift velocity and high thermal conductivity compared to the conventional silicon counter part. In addition to the above advantages, SiC power devices can operate with lower specific on-resistance than conventional silicon power devices [1]. SiC unipolar devices are expected to replace Si bipolar switches and rectifiers in the 600-3000 V range in the very near feature.
  • Generally speaking, there are three types of rectifiers [2]: (1) Schottky diodes, which offer a low effective turn-on voltage hence low on-state losses and extremely high switching speed due to primarily majority carrier conduction resulting in no diffusion capacitance [3] and thereby no real reverse recovery on turning off as well as no forward voltage overshoot on turning on, but suffer from high leakage current; (2) P-i-N diodes, which offer low leakage current but show reverse recovery charge during switching; and (3) Junction Barrier Schottky (JBS) diodes which offers Schottky-like on-state and switching characteristics, and PiN-like off-state characteristics by screening the Schottky surface from the high electric field [4]. In conventional high voltage (>600 V) circuits using Si PiN diodes, the primary source of power loss is the dissipation of reverse recovery charge during the turn-off of the rectifier. A fast recovery from SiC JBS diodes allows the design of packages with much lower thermal requirements for both the rectifier and the switch, and is expected to increase in the power density of circuits by >3×.
  • Because of the fundamental differences in material properties and processing technologies, traditional Si or GaAs microelectronics technologies in power rectifiers (or diodes) can not be easily transferred to SiC. A number of reports of SiC rectifiers have appeared in the last several decades (e.g., [2-6]).
  • U.S. Pat. No. 4,982,260 describes defining p-type emitter regions by etching through a heavily doped p-type well created by diffusion. However, since diffusion of dopants into SiC occurs very slowly at even extremely high temperatures, as a practical matter, a p-type well can only be formed in n-type SiC by ion implantation which can result in low minority carrier lifetime due to damage caused by implantation.
  • An example of a SiC Junction Barrier Schottky (JBS)/Merged P-I-N Schottky (MPS) grid can be found in U.S. Pat. No. 6,524,900 B2. This device has Schottky metal deposited on implanted p-type islands defined by plasma etching through an epitaxially grown layer. However, this structure is unable to effectively protect itself from a surge current in case of absence of p-type ohmic contacts on p-type regions and insufficient conductivity modulation caused by low doping of p-type regions.
  • An example of a junction barrier rectifier employing an implanted P+ region to form p-n junction can be found in U.S. Pat. No. 6,104,043. In this case, although Ohmic contacts are formed on heavily doped implanted p-type regions, the conductivity modulation in the drift region of such a structure suffers from low minority carrier lifetime caused by residual implantation damages even after high-temperature thermal anneal.
  • To date, most of the obstacles to low-cost volume manufacturing can be traced back to the p+-n junction level process steps. Also, the heavily doped p-type region for
  • Ohmic contact can be difficult to fabricate in SiC because of the large band-gap of SiC. To obtain an abrupt p+-n junction for both conductivity modulation and Ohmic contact in SiC junction barrier Schottky diodes, ion implantation is often used to form the P+ region. Damage induced during ion implantation and post implantation anneal at very high temperatures (e.g., temperatures >=1500° C.) can cause the reverse leakage current of p-n junction to increase and tend to degrade the surface of SiC on which the Schottky contact is to be made. Damage resulting from these processing steps can greatly affect device performance including forward conduction and blocking capability. It is also difficult to have a precise control of p+-n junction depth by ion implantation because of a combination of uncertainties on actual depth profile of implantation tail, defect density, redistribution of implanted ions after annealing, and ionization percentage of dopant atoms and point defects under different bias and/or temperature stress.
  • To eliminate these drawbacks, alternative methods of forming a p+-n junction can be used. One method is to selectively grow P+ gate regions epitaxially as disclosed in U.S. Pat. No. 6,767,783. Another method of forming a p+-n junction is to epitaxially regrow a P+ layer on top of an trench-etched N− drift layer, followed by a plasma etch-back or chemical-mechanical polishing or other planarization method to expose the N− drift region for Schottky metal contact. A similar method is disclosed in U.S. Pat. No. 6,897,133 B2. In the device described in this reference, however, lightly doped P regions are used to form the p-n junction. Also in this device, the epitaxially grown p-type regions do not form JFET regions that may significantly limit current conduction under both normal and surge current operating conditions.
  • Accordingly, there still exists a need for improved methods of manufacturing semiconductor devices.
    • SUMMARY According to a first embodiment, a semiconductor device is provided which comprises:
  • a substrate layer comprising a semiconductor material of a first conductivity type;
  • an optional buffer layer comprising a semiconductor material of the first conductivity type on the substrate layer,
  • a drift layer on the substrate layer or buffer layer, the drift layer comprising a semiconductor material of the first conductivity type;
  • a central region comprising a plurality of regions of semiconductor material of a second conductivity type different than the first conductivity type on a central portion of the drift layer, the regions of semiconductor material of the second conductivity type having upper surfaces and sidewalls; and
  • an epitaxially over-grown drift region of semiconductor material of the first conductivity on the drift layer adjacent the plurality of regions of semiconductor material of the second conductivity type and, optionally, on upper surfaces of the plurality of regions of semiconductor material of the second conductivity type.
  • According to a second embodiment, an integrated circuit is provided which comprises:
  • a semiconductor device as set forth above; and
  • at least one additional electronic power component formed on the substrate layer.
  • According to a third embodiment, a method of making a semiconductor device is provided which comprises:
  • selectively etching through a layer of semiconductor material of a second conductivity type on a drift layer of semiconductor material of a first conductivity type different than the second conductivity type to expose material of the drift layer thereby forming a central region comprising a plurality of regions of semiconductor material of the second conductivity type on the drift layer, the regions of semiconductor material of the second conductivity type having upper surfaces and sidewalls;
  • epitaxially over-growing a drift region of semiconductor material of the first conductivity type on exposed surfaces of the drift layer adjacent to the regions of semiconductor material of the second conductivity type and on upper surfaces of the regions of semiconductor material of the second conductivity type; and
  • etching the drift region to expose at least a portion of the upper surfaces of the regions of semiconductor material of the second conductivity type;
  • wherein the drift layer is on a semiconductor substrate or wherein the drift layer is on a buffer layer comprising a semiconductor material of the first conductivity type and wherein the buffer layer is on the semiconductor substrate. A device made by the above described method is also provided.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1A is an schematic two-dimensional illustration of a JBS rectifier according to one embodiment having exposed P+ finger, bus-bar, and guard ring regions.
  • FIG. 1B is an schematic two-dimensional illustration of a JBS rectifier according to one embodiment having only the P+ bus-bar regions exposed and having buried p+-n junctions and guard rings.
  • FIG. 1C is an schematic two-dimensional illustration of a JBS rectifier according to one embodiment having exposed P+ finger and bus-bar regions and showing junction termination extension (JTE) and mesa edge termination.
  • FIG. 1D is an schematic two-dimensional illustration of a JBS rectifier according to one embodiment having only the P+ bus-bar regions exposed and buried p+-n junctions and showing JTE and mesa edge termination.
  • FIG. 2 is a schematic diagram of a starting N+ substrate layer having an epitaxially grown N+ buffer layer, an N-type drift layer, and a P+ layer on the drift layer.
  • FIG. 3A is a schematic diagram of a device having trenched P+ fingers, bus-bars, and guard rings (as an edge termination structure) which are formed on top of an N-type drift layer.
  • FIGS. 3B and 3C are schematic top views of two embodiments of the device showing two different p-type bus bar arrangements.
  • FIG. 4 is a schematic diagram of the P+ finger, bus-bar, and guard ring as an exemplary edge termination being trench-filled and planarized with the 2nd N-type drift layer.
  • FIG. 5A is a schematic diagram of the 2nd N-type drift layer being etched back or patterned then etched back to expose all P+ finger, bus-bar, and guard ring (as an exemplar of edge termination method).
  • FIG. 5B is a schematic diagram of the 2nd N-type drift layer being etched back or patterned then etched back to expose only the P+ bus-bar regions.
  • FIG. 5C is a schematic diagram of the 2nd N-type drift layers being etched back or patterned then etched back to expose all P+ finger and bus-bar with JTE or mesa edge termination.
  • FIG. 5D is a schematic diagram of the 2nd N-type drift layers being etched back or patterned then etched back to expose only the P+ bus-bar regions with JTE or mesa edge termination.
  • FIG. 6A is a schematic diagram of the dielectric layer(s) being deposited and patterned to form either electrical isolation or passivation on the JBS diodes having exposed P+ finger, bus-bar, and guard ring regions.
  • FIG. 6B is a schematic diagram of the dielectric layer(s) being deposited and patterned to form either electrical isolation or passivation on the JBS diodes having exposed only the P+ bus-bar regions and buried p+-n junctions and guard ring.
  • FIG. 6C is a schematic diagram of the dielectric layer(s) being deposited and patterned to form either electrical isolation or passivation on the JBS diodes having exposed P+ finger and bus-bar regions with JTE or mesa edge termination.
  • FIG. 6D is a schematic diagram of the dielectric layer(s) being deposited and patterned to form either electrical isolation or passivation on the JBS diodes having exposed only the P+ bus-bar regions and buried p+-n junctions with JTE or mesa edge termination, and to open windows for Schottky and Ohmic metal contacts.
  • FIG. 7A is a schematic diagram of the metals being deposited to form electrically conducting contacts to the 2nd N− drift regions, all exposed P+ regions, and backside of the substrate on the JBS diodes having exposed P+ finger, bus-bar, and guard ring regions.
  • FIG. 7B is a schematic diagram of the metals being deposited to form electrically conducting contacts to the 2nd N− drift regions, all exposed P+ regions, and backside of the substrate on the JBS diodes having exposed only the P+ bus-bar regions and buried p+-n junctions and guard ring.
  • FIG. 7C is a schematic diagram of the metals being deposited to form electrically conducting contacts to the 2nd N− drift regions, all exposed P+ regions, and backside of the substrate on the JBS diodes having exposed P+ finger and bus-bar regions with JTE or mesa edge termination.
  • FIG. 7D is a schematic diagram of the metals being deposited to form electrically conducting contacts to the 2nd N− drift regions, all exposed P+ regions, and backside of the substrate on the JBS diodes having exposed only the P+ bus-bar regions and buried p+-n junctions with JTE or mesa edge termination.
    • REFERENCE NUMERALS
      • 1. Substrate
      • 2. N+ buffer layer
      • 3. N-type drift layer
      • 4. P-type regions (e.g., fingers)
      • 5. P-type bus-bar for metal contacts
      • 6. (a) P-type passivated guard rings; (b) P-type buried guard rings; (c) P-type epitaxially re-grown or implanted JTE region; (d) mesa edge termination etched through all epitaxial layers down to the substrate
      • 7. P-type trenches
      • 8. N-type self-planarized drift region
      • 9. Isolation dielectric and Passivation dielectric
      • 10. Anode metal contacts on the exposed P+ regions and N-type drift region
      • 11. Backside Cathode metal contact
     DETAILED DESCRIPTION
  • An object of the present invention is to provide a Junction Barrier Schottky (JBS) rectifier with all epitaxially grown single or dual drift regions including a self-planarized 2nd drift region and buried or exposed p+-n junction with P+ guard rings or JTE with or without a N+ field stop region or “deep” mesa edge termination in SiC, that can be made electrically isolated from the other devices fabricated on the same die, and that can be implemented in such a way that the devices fabricated on the same die may be monolithically integrated with other electronic power components, for example junction field-effect transistors (JFETs) or bipolar junction transistors (BJTs).
  • A further object of the invention is to provide the concept and an example of planarization of trenched P+ region by homo-epitaxial over-growth of the 2nd lightly doped N− drift regions on a patterned silicon carbide substrate.
  • A further object of the invention is to provide the concept and an example of planarization of trenched P+ region by homo-epitaxial over-growth of only the 2nd lightly doped N− drift regions on a silicon carbide patterned substrate.
  • A further object of the invention is to provide a method of the fabrication of the above devices.
  • Methods of forming a p+-n junction and devices made by these methods are described herein. According to one embodiment, the method comprises epitaxially growing a P+ layer on top of a flat first N− drift layer, followed by an etch-back of the P+ layer down to the drift region to form a patterned P+ layer comprising elongate P+ regions (i.e., fingers) and, optionally, one or more bus-bars. According to one embodiment, the bus-bars can connect all of the P+ fingers together around the periphery of the device to permit external metal contact to the Schottky contact metal thus permitting forward biasing of the buried p+-n junction structure which will provide conductivity modulated current for surge protections.
  • The devices may comprise an edge termination structure. Edge termination methods include, but are not limited to, P+ guard rings, P-type junction termination extension (JTE) by either epitaxial growth or ion implantation, or “deep” mesa edge termination (i.e.: mesa etched down through all epitaxial N− drift and P+ layers into the N+ substrate).
  • A second n-type drift region is then over-grown on the patterned P+ region and the exposed first N− drift layer. The doping concentration of the re-grown second N− drift region can be different from that of the first N− drift layer. For example, there is a trade-off between lower leakage current but higher on-resistance (Ron) or higher on-state voltage drop (VF) from lower N− drift doping concentration. The trade-off of this design may be partially cancelled by re-growing the second N− drift region with higher doping concentration than that of the first N− drift layer. Alternatively, the second N− drift region may be more lightly doped than the first N− drift layer.
  • The following advantages can be realized by using an epitaxially grown P-type region instead of an implanted P-type region:
      • Precisely and readily controlled vertical p+-n junction dimensions, including a greater depth of the p region than is physically possible with implantation (usually <0.5 μm for high KeV implantation versus >1 μm for an epitaxial process) which permits considerably better optimization of the design trade between the reverse blocking performance and the forward conduction performance (on-resistance) of the JBS rectifier;
      • Flexible and convenient to add an optional p-type external “bus bar” when creating the P+ trenches. The p-type external “bus bar” can connect to all the p-type fingers, which can be either buried into the over-grown N− drift region or exposed to metal contact, in order to reduce the gate resistance hence improve switching performance of the JBS rectifier;
      • Heavily doped p-type material for efficient conductivity modulation can be achieved without a high-temperature post anneal, which would eliminate surface degradation of the SiC Schottky contact area by the high-temperature anneal (>1500° C.) thus improving the ideality and performance of the Schottky diode while simultaneously improving the conductivity modulation of the p+-n diode.
      • Freedom to form abrupt and/or graded p-n junction for reliably grading the electrical field in the vicinity of the p-n junction without degrading the efficiency of conductivity modulation.
      • The p-n junction regions are free of implantation damage and implantation straggle. This results in (1) easy fabrication of abrupt and/or graded p-n junctions for easy depletion and improved minority carrier life time hence improved conductivity modulation, (2) avoidance of problems due to unexpected variation of the structure (meaning doping and geometry) of the p-n junction by implantation, and (3) reliable grading of the electric field in the vicinity of the p-n junction.
      • A more robust and reliable p+-n junction reduces the reverse leakage current, and the shift of the threshold voltage with temperature.
      • The elimination of concern for incomplete activation of the implanted P-type dopant and about the creation of unintended implantation-induced defects, resulting in a significantly higher yield and hence a reduced manufacturing cost.
  • The following advantages of re-growing an N− drift layer on top of structured P+ regions to form a p+-n junction, as described herein, can be realized with respect to re-growing a P+ layer on top of structured N− drift regions followed by etch back to expose the N− drift region:
      • Freedom to dope the 2nd drift layer different from the 1st drift layer, in order to have both on-resistance (or VF) and leakage current (or blocking capability) optimized to improve the device performance.
      • Flexibility with the follow-on processing of the 2nd re-grown N− layer to either expose the P+ regions by etching back the 2nd N− layer to the P+ region for an enhanced “surge-current-protected” JBS diode or to leave the P+ semiconductor buried but use an external P+ bus-bar for Ohmic contact formation to lower the cost of fabrication while still maintaining a degree of surge-current capability in a high-voltage rated JBS diode.
      • Since the relative area of the Schottky-contacted N− region versus the P+ region is one of the factors that determine the Ron or VF, a narrower P+ structure results in more Schottky area hence lower Ron and VF. In addition, wider spacing or more Schottky area between the two adjacent P+ regions can also help to reduce the peak current density, providing better surge-current protection. When filling the structured N− drift layer with the P+ region to form the p-n junction, the width of the trench through the N− area needs to be large enough to allow a reasonable aspect ratio for the re-grown P+ to planarize and be free of key-holes (i.e., voids that form in the semiconductor during re-growth due to an excessive aspect ratio). In contrast, this disclosure teaches re-growing the N− drift layer on the structured P+ regions, so that the latter can be made smaller or narrower using conventional photo-lithography or any other available techniques than that made by re-growing P+ on the structured N− drift regions.
      • Self-planarized re-growth of the second N− drift region on the structured P+ regions can be easily achieved by optimizing the P+ trench crystallographic orientation as described in U.S. patent application Ser. No. 11/198,298, filed on Aug. 8, 2005, which is incorporated by reference herein. In this embodiment, the second re-grown N− layer is etched back to expose the P+ regions for ohmic contact formation, because the self-planarization effect provided by the epitaxial re-growth process specified in the '298 application permits the trenches made in the P+ layer to be filled in by the second N− drift region with reduced residual undulation, they can be wider (i.e., they have lower aspect ratio) than those in which trenches in the N− drift layer are filled in with the P+ layer. In this manner, the post-epi planarization and patterning required to achieve continuous coverage of the follow-on metallization processes can be simplified.
  • Once the second N− drift region fills in the P+ trenches and over-grows on top of the structured epitaxial P+ regions, it can be patterned and etched back to expose either all the P+ regions or only the bus-bars which connect to all the buried P+ fingers for external metal contacts. An edge termination structure can then be formed. Edge termination structures can be formed by a selectively re-grown or implanted p-type JTE region with or without N+ field-stop region, “deep” mesa etched through all epitaxial layers down to the N+ substrate, or P+ guard rings. Metal layers are then applied on top of the second N− drift region to form a Schottky contact and on top of the exposed P+ region to form an Ohmic contact, and backside of the substrate to form an Ohmic contact. Finally, thick metal layers can be applied on top of both Schottky and Ohmic contacts to form the anode of the diode and on the backside Ohmic contact to form the cathode of the diode. The schedule of the Ohmic contact formation in the sequence just described, which may require a high-temperature anneal, is such that the electrical properties of the Schottky contact are not compromised.
  • The P+ trench depth or finger height, the P+ finger width, the distance between two adjacent P+ fingers for the second N− region to fill in, and the doping concentration of the first drift layer and the second drift region can be selected according to formulae known to those schooled in the art to have low Ron and VF while still making the depletion of the drift layer continuous among all the P+ regions in the off-state to screen the high electrical field in the depletion region from the Schottky barrier existing at the surface-interface of the Schottky metal and the second N− drift region.
  • Considering the effect of surface topology on the photolithography and metal contact steps remaining after over-growth of the second N− drift region, it is preferable to have the second drift region reasonably planar on top of the structured P+ regions. However, the alternating trenches and P+ fingers normally work against the planar growth of a regrown epitaxial layer. A method for self-planarized epitaxial re-growth which can be used to form the second N− drift region is described in U.S. patent application Ser. No. 11/198,298, which is incorporated by reference herein. Furthermore, by optimizing the P+ trench depth or finger height, the P+ finger width, the separation between two adjacent P+ fingers for the second N− drift region to fill in, the self-planarized second n-type drift regions can be homoepitaxially over-grown free of key-holes (i.e., free of voids or inclusions in the single-crystal epitaxial material) on the trenched P+ regions.
  • According to further embodiments, the disclosed JBS rectifiers can be monolithically integrated with other electronic power components, such as JFETs or BJTs (Bipolar Junction Transistors) or MOSFETs or gate turn-off thyristors (GTOs) in SiC. These monolithic devices can be made by selective or blanket re-growth of one or more n-type and/or p-type layers, for example a third N+ layer grown on top of the second drift region to form a junction field-effect transistor on the same die with the JBS rectifiers, where the source and channel regions can be defined by a selective plasma etch-back of the N+ and the second N− drift regions.
  • The device can be built on a silicon carbide substrate, which can be electrically either p-type or n-type with or without an epitaxially grown buffer layer of the same conductivity type. For n-type substrates, the device comprises an epitaxially grown first n-type drift and then a p-type trenched region, followed by an epitaxially re-grown n-type planarized second drift region which may have the same or different doping concentration from the first drift layer. The device structure is defined using conventional photolithography and plasma dry-etch. The Schottky contact to the n-type drift region and Ohmic contact to the p-type region are formed on top of the wafer, while the Ohmic contact to the heavily doped substrate is formed on the backside of the wafer. Depending on the lateral distance between the two adjacent p-type regions, the proposed JBS diode may have different on- and off-state characteristics, and can be implemented for both punch-through and non-punch-through modes of off-state operation for the same n-type doping of the second drift region. In addition, the devices described above, can be used in monolithic microwave integrated circuits (MMICs). Moreover, the devices described above can be fabricated monolithically with other power electronic components on the same wafer or die for use in power switching or converter or booster circuits.
  • Silicon carbide crystallizes in more than 200 different poly-types. The most important are: 3C—SiC (cubic unit cell, zinc blende); 2H—SiC; 4H—SiC; 6H—SiC (hexagonal unit cell, wurtzile); and 15R—SiC (rhombohedral unit cell). However, the 4H-polytype is more attractive for power devices thanks to its larger bandgap and higher electron mobility. Although the 4H—SiC is preferred, it is to be understood that the present invention is applicable to devices and integrated circuits described herein made of other poly-types of silicon carbide.
  • The semiconductor device and method will be described in greater detail hereafter with reference to the accompanying drawings, in which embodiments of the invention are described using silicon carbide (SiC) as a semiconductor material.
  • FIGS. 1A-1D are schematic two-dimensional views of a semiconductor device referred to as a Junction Barrier Schottky (JBS) rectifier illustrating different edge termination structures. As shown in FIGS. 1A-1D, the device is built on a silicon carbide substrate 1, which can be electrically either p-type or n-type, with or without an epitaxially grown buffer layer 2 of the same conductivity type. When an n-type substrate is used, the device comprises an epitaxially grown first n-type drift layer 3 and then a p-type trenched region 4, followed by an epitaxially re-grown n-type self-planarized second drift region 8 which may have the same or different doping concentration from the first drift layer. As shown, the p-type region comprises bus bars 5. The device structure can be defined using conventional photolithography and plasma dry-etch. Metal forming the Schottky contact on the second drift region is connected to the Ohmic contacts on the exposed p-type regions to form a continuous anode 10 on top of the wafer while a cathode 11 is formed by Ohmic contact to the n-type region on the backside of the substrate. As shown in FIGS. 1A and 1B, the P+ guard ring regions 6(a) and 6(b) can be either exposed to the passivation dielectric layer 9 as shown in FIG. 1A or buried into lightly n-type drift region 8 as shown in FIG. 1B.
  • FIG. 1C is a schematic two-dimensional illustration of a JBS rectifier having exposed P+ finger and bus-bar regions. FIG. 1C also illustrates both junction termination extension (JTE) 6 c and mesa edge termination 6 d structures.
  • FIG. 1D is a schematic two-dimensional illustration of a JBS rectifier according to a further embodiment having buried p+-n junctions and exposed P+ bus-bar regions. FIG. 1D also illustrates both junction termination extension (JTE) 6 c and mesa edge termination 6 d structures.
  • Referring now to FIG. 2, a schematic diagram shows the starting N+ substrate with epitaxially grown N+ buffer, first N-type drift, and P+ layers. A high-quality, heavily doped, thin N+ buffer layer with minimum defect density serves as a good stop of electrical field at the interface of N-type drift and N+ buffer layers. The buffer layer shown in FIG. 2 is optional. The lightly doped N-type drift region provides the blocking capability, while the heavily doped P+ epi-layer forms the p+-n junction that provides the junction barrier. The junction barrier provides for the possibility of conductivity modulation by hole injection to conduct surge currents. P− epi-layer can also be used to provide edge termination in the form of, for example, guard rings. FIG. 2 also shows representative doping concentrations for each of these layers.
  • Referring now to FIG. 3A, the P+ epi-layer can be patterned using a masking material. Exemplary masking materials include, but are not limited to, photo-resists, lifted-off metals, oxides, or any other known materials. As shown in FIG. 3, the P+ layer can then be etched down to the first n-type drift layer 3 to simultaneously form: P+ fingers 4 and trenches 7 for conductivity modulation; one or more P-type external bus-bars 5 that can connect to the P+ fingers 4 for Ohmic metal contact; and P+ guard rings 6(a, b) for edge termination.
  • FIGS. 3B and 3C are schematic top views of devices showing two alternative bus bar arrangements. FIG. 3B shows an embodiment wherein the bus-bars 5 circumscribe the p-type regions 4. FIG. 3C shows an alternative embodiment wherein the bus-bars 5 enclose the p-type regions 4 on three sides. Other arrangements of p-type regions 4 and bus-bars 5 are also possible.
  • Referring now to FIG. 4, the trenched P+ regions are filled and planarized with homoepitaxial N-type semiconductor material to form second n-type drift regions. The doping concentration of these second n-type drift regions can be different from the first n-type drift layer and/or graded for facilitating the degree of depletion of the drift layer and to control the magnitude of the electric field within the junction barrier region. Generally, planarization occurs by optimizing the C/Si ratio and the trench orientation with respect to the direction of the off-cut. The same is true for 4H—SiC cut 8° or 4° off of the basal plane ([0001]) towards the <112-0> direction. The same is true for 6H—SiC cut 3.5° off of [0001] towards the <112-0> direction. The orthogonal orientation of the major flat (i.e., off-cut towards the <11-00> direction) works equally well.
  • In FIGS. 2-4, the SiC layers can be formed by doping the layers with donor or acceptor materials using known techniques. Exemplary donor materials include nitrogen and phosphorus. Nitrogen is a preferred donor material. Exemplary acceptor materials for doping SiC include boron and aluminum. Aluminum is a preferred acceptor material. The above materials are merely exemplary, however, and any acceptor and donor materials which can be doped into silicon carbide can be used. The doping levels and thicknesses of the various layers of the JBS rectifiers described herein can be varied to produce a device having desired characteristics for a particular application. Similarly, the dimensions of the various features of the device can be varied to produce a device having desired characteristics for a particular application.
  • FIGS. 5A-5D illustrate devices having either buried P+ fingers (FIGS. 5B and 5D) or exposed P+ fingers (FIGS. 5A and 5C) illustrating various edge termination structures. As shown in FIGS. 5A and 5C, the second N-type drift regions can be patterned and etched down to expose both the P+ fingers 4 and the bus-bar regions 5 for metal contacts. As shown in FIGS. 5B and 5D, the second N-type drift region can be patterned and etched down to expose only the P+ bus-bar regions, resulting in buried p+-n junctions beneath the second n-type drift region. As shown in FIG. 5A, the device can have exposed P+ guard ring regions as an edge termination structure. Alternatively, as shown in FIG. 5B, the device can have buried P+ guard ring regions. FIGS. 5C and 5D also illustrate both junction termination extension (JTE) 6 c and mesa edge termination 6 d structures.
  • Referring now to FIGS. 6A-6D, a dielectric layer or stack 9 for electrical isolation can then be grown and/or deposited anywhere on the upper surface of the device followed by a patterning and etch through the dielectric layer or stack to open Schottky and Ohmic metal contacts on top of the device. The dielectric layer or stack 9 can be used between different devices fabricated on the same wafer. The dielectric layer or stack 9 can provide electrical field passivation outside the anode metal contact and on top of the edge termination structure. The edge termination structure can be an exposed guard ring as shown in FIG. 6A, buried guard ring regions as shown in FIG. 6B, JTE regions as shown in FIGS. 6C and 6D, or mesa edge termination regions as also shown in FIGS. 6C and 6D.
  • As shown in FIGS. 7A-7D, single or multiple metal layers can be deposited on top of the second drift region and bus-bar regions 10 as well as on the backside of the wafer 11. As shown in FIGS. 7A and 7C, metal layer 10 can also be deposited on the exposed P+ fingers 4. The metal layers 10, 11 may consist of one or two different metals or metal alloys or metal mixtures. For example, one metal or alloy or mixture can be used for the Schottky contact to the second n-type drift region and another metal or alloy or mixture can be used to form a good Ohmic contact to both the P+ finger and the P+ bus-bar regions as shown in FIGS. 7A and 7C. Alternatively, the anode can contact only the P+ bus-bar regions as shown in FIGS. 7B and 7D. When two different metals are used, an Ohmic metal or metal alloy or metal mixture can be deposited and selectively etched followed by a high-temperature anneal (e.g., >900° C.) to form Ohmic contact to the P− regions prior to the Schottky metal/alloy/mixture deposition. If one metal or metal alloy or metal mixture is carefully selected for simultaneous Schottky and Ohmic contacts formation, a low temperature (e.g., >500° C.) anneal will make Ohmic contact to the P+ region without damaging the Schottky contact.
  • Multiple JBS devices as described herein can be fabricated on the same die for different voltage and current ratings by choosing proper widths of the P+ fingers and trenches. In addition, the JBS devices described herein can be monolithically fabricated with other power electronic components (e.g., JFETs or BJTs) on the same die by selectively or blanket re-growing one or more n-type and/or p-type layers, for example an N+ layer on top of the second drift region, to form a junction field-effect transistor (JFET) on the same die with the JBS rectifiers, wherein the source and channel regions can be defined by a selectively plasma etch-back of the N+ layer and the second N− drift region in SiC.
  • By inverting the electrical polarity of the substrate and the epitaxial layers, a JBS rectifier with an n+-p junction can be fabricated using the methods described herein.
  • The SiC layers can be formed by epitaxial growth on a suitable substrate. The layers can be doped during epitaxial growth.
  • While the foregoing specifications teaches the principles of the present invention, with examples provided for the purpose of illustration, it will be appreciated by one skilled in the art from reading this disclosure that various changes in form and detail can be made without departing from the true core of the invention.
    • REFERENCES
    • [1] K. Shenai, R. S. Scott, and B. J. Baliga, “Optimum Semiconductors for High Power Electronics”, IEEE Transactions on Electron Devices, vol. 36, No. 9, pp. 1811-1823, 1989.
    • [2] R. Singh, S-H Ryu, J. W. Palmour, A. R, Hefer, J. Lai, “1500 V, 4 Amp 4H—Sic JBS Diodes”, Proceedings of The 12th International Symposium on Power Semiconductor Devices and ICs (ISPSD '2000), May 22-25, 2000, Toulouse, France.
    • [3] D. A. Neamen, “Semiconductor Physics and Devices-Basic Principles”, Published by Richard D. Irwin, Inc., ISBN 0-256-08405-X, pp. 342-345, 1992.
    • [4] P. Alexandrov, W. Wright, M. Pan, M. Weiner, L. Jiao, and J. H. Zhao, “Demonstration of High Voltage (600-1300 V), High Current (10-140 A), Fast Recovery 4H—SiC p-i-n/Schottky (MPS) Barrier Diodes”, Sol. State Electron., Vol. 47, pp. 263-269, 2003.
    • [5] K. Rottner, M. Frischholz, T. Myrtveit, D. Mou, K. Nordgren, A. Henry, C. Hallin, U. Gustafsson, and A. Schöner, “SiC Power Devices for High Voltage Applications”, Mat. Sci. Eng. B, 61-62, pp. 330-338, 1999.
    • [6] F. Dahlqvist, Lendenmann, and M. Ostling, “A JBS Diode with Controlled Forward Temperature Coeffient and Surge Current Capability”, Mater. Sci. Forum 389-393, pp. 1129-1132, 1998.

Claims (18)

1-50. (canceled)
51. A semiconductor device comprising:
a semiconductor substrate of a first conductivity type;
a semiconductor drift layer above the substrate;
a plurality of highly doped epitaxial layer regions of semiconductor material of a second conductivity type different than the first conductivity type, each of the highly doped epitaxial layer regions separated from one another on the drift layer to form a plurality of junction barriers therewith, the highly doped epitaxial layer regions each having an upper surface and sidewalls; and
a plurality of epitaxial drift layer regions of semiconductor material of the first conductivity type, at least some of the epitaxial drift layer regions being disposed between sidewalls of adjacent of the highly doped epitaxial layer regions to electrically couple with the drift layer;
at least one ohmic contact with at least some of the plurality of highly doped epitaxial layer regions; and
at least one Schottky contact with at least some of the drift layer regions of semiconductor material.
52. The semiconductor device of claim 51, wherein each of the highly doped epitaxial layer regions is an elongate finger.
53. The semiconductor device of claim 51, wherein the plurality of epitaxial drift layer regions of the first conductivity type extend above and over the upper surfaces of the plurality of highly doped epitaxial layer regions of the second conductivity type to contact one another.
54. The semiconductor device of claim 51, wherein the device comprises a semiconductor buffer layer of the first semiconductor type on the substrate, wherein the semiconductor drift layer is on the semiconductor buffer layer.
55. The semiconductor device of claim 51, wherein the semiconductor substrate, the semiconductor drift layer, the highly doped epitaxial layer regions, and the epitaxial drift layer regions are silicon carbide.
56. The semiconductor device of claim 51, wherein the at least one ohmic contact and the at least one Schottky contact are both formed by a single metal layer.
57. The semiconductor device of claim 51, wherein the drift layer and the epitaxial drift layer regions each have a dopant concentration of 1×1014/cm3 to 1×1017/cm3.
58. The semiconductor device of claim 51, wherein the epitaxial drift layer regions have a different dopant concentration than the semiconductor drift layer.
59. The semiconductor device of claim 51, further comprising an ohmic contact on the semiconductor substrate opposite the highly doped epitaxial layer regions and the epitaxial drift layer regions.
60. The semiconductor device of claim 51, further comprising a highly doped epitaxial bus-bar of the second conductivity type connecting the highly doped epitaxial layer regions.
61. The semiconductor device of claim 60, wherein:
the bus-bar has a first width;
each of the highly doped epitaxial layer regions is an elongate finger having a second width; and
the second width is less than the first width.
62. The semiconductor device of claim 51, wherein the at least one ohmic contact has a different composition than the at least one Schottky contact.
63. The semiconductor device of claim 51, further comprising an edge termination structure in a peripheral portion of the device.
64. A pinch diode made of a high bandgap semiconductor, the diode comprising:
a substrate of the high bandgap semiconductor of a first conductivity type;
a plurality of highly doped epitaxial layer regions of the high bandgap semiconductor of a second conductivity type different than the first conductivity type, each of the highly doped epitaxial layer regions separated from one another to form a plurality of junction barriers with underlying of the high bandgap semiconductor material; and
a plurality of epitaxial drift layer regions of the high bandgap semiconductor of the first conductivity type, at least some of the epitaxial drift layer regions being disposed between adjacent of the highly doped epitaxial layer regions to form a junction barriers with the highly doped epitaxial layer regions;
at least one ohmic contact with at least some of the plurality of highly doped epitaxial layer regions; and
at least one Schottky contact with at least some of the drift layer regions of semiconductor material.
65. The pinch diode of claim 64, wherein the high bandgap semiconductor is silicon carbide.
66. The pinch diode of claim 64, wherein the plurality of epitaxial drift layer regions of the first conductivity type extend above and over the upper surfaces of the plurality of highly doped epitaxial layer regions of the second conductivity type to contact one another.
67. The pinch diode of claim 64, wherein the at least one ohmic contact and the at least one Schottky contact are both formed by a single metal layer.
US13/751,434 2006-04-04 2013-01-28 Junction barrier schottky rectifiers having epitaxially grown p+-n junctions and methods of making Abandoned US20130140585A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US13/751,434 US20130140585A1 (en) 2006-04-04 2013-01-28 Junction barrier schottky rectifiers having epitaxially grown p+-n junctions and methods of making

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US11/396,615 US20070228505A1 (en) 2006-04-04 2006-04-04 Junction barrier schottky rectifiers having epitaxially grown p+-n junctions and methods of making
US12/146,580 US8384182B2 (en) 2006-04-04 2008-06-26 Junction barrier schottky rectifiers having epitaxially grown P+-N methods of making
US13/751,434 US20130140585A1 (en) 2006-04-04 2013-01-28 Junction barrier schottky rectifiers having epitaxially grown p+-n junctions and methods of making

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US12/146,580 Continuation US8384182B2 (en) 2006-04-04 2008-06-26 Junction barrier schottky rectifiers having epitaxially grown P+-N methods of making

Publications (1)

Publication Number Publication Date
US20130140585A1 true US20130140585A1 (en) 2013-06-06

Family

ID=38370926

Family Applications (3)

Application Number Title Priority Date Filing Date
US11/396,615 Abandoned US20070228505A1 (en) 2006-04-04 2006-04-04 Junction barrier schottky rectifiers having epitaxially grown p+-n junctions and methods of making
US12/146,580 Active US8384182B2 (en) 2006-04-04 2008-06-26 Junction barrier schottky rectifiers having epitaxially grown P+-N methods of making
US13/751,434 Abandoned US20130140585A1 (en) 2006-04-04 2013-01-28 Junction barrier schottky rectifiers having epitaxially grown p+-n junctions and methods of making

Family Applications Before (2)

Application Number Title Priority Date Filing Date
US11/396,615 Abandoned US20070228505A1 (en) 2006-04-04 2006-04-04 Junction barrier schottky rectifiers having epitaxially grown p+-n junctions and methods of making
US12/146,580 Active US8384182B2 (en) 2006-04-04 2008-06-26 Junction barrier schottky rectifiers having epitaxially grown P+-N methods of making

Country Status (9)

Country Link
US (3) US20070228505A1 (en)
EP (1) EP2011158A1 (en)
JP (1) JP5559530B2 (en)
KR (1) KR101434687B1 (en)
CN (2) CN101467262B (en)
AU (1) AU2007240996B2 (en)
CA (1) CA2648526A1 (en)
NZ (1) NZ571857A (en)
WO (1) WO2007123803A1 (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140266403A1 (en) * 2013-03-15 2014-09-18 Cree, Inc. Low Loss Electronic Devices Having Increased Doping for Reduced Resistance and Methods of Forming the Same
US20150372093A1 (en) * 2014-06-20 2015-12-24 Stmicroelectronics S.R.L. Wide bandgap high-density semiconductor switching device and manufacturing process thereof
US20160190126A1 (en) * 2014-12-24 2016-06-30 Abb Technology Ag Junction Barrier Schottky Rectifier
DE102018002895A1 (en) * 2018-04-09 2019-10-10 3-5 Power Electronics GmbH Stacked III-V semiconductor device
CN110752260A (en) * 2019-10-31 2020-02-04 中国科学院长春光学精密机械与物理研究所 Novel GaN junction barrier Schottky diode and preparation method thereof
EP3961724A4 (en) * 2019-04-25 2023-01-04 Kyocera Corporation Semiconductor device and method of manufacturing semiconductor device

Families Citing this family (98)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7812441B2 (en) 2004-10-21 2010-10-12 Siliconix Technology C.V. Schottky diode with improved surge capability
TWI278090B (en) 2004-10-21 2007-04-01 Int Rectifier Corp Solderable top metal for SiC device
US9419092B2 (en) * 2005-03-04 2016-08-16 Vishay-Siliconix Termination for SiC trench devices
US7834376B2 (en) 2005-03-04 2010-11-16 Siliconix Technology C. V. Power semiconductor switch
US8368165B2 (en) 2005-10-20 2013-02-05 Siliconix Technology C. V. Silicon carbide Schottky diode
DE102006033506B4 (en) * 2006-07-19 2008-07-03 Infineon Technologies Ag Schottky contact device and its use
WO2008016619A1 (en) * 2006-07-31 2008-02-07 Vishay-Siliconix Molybdenum barrier metal for sic schottky diode and process of manufacture
US7728402B2 (en) 2006-08-01 2010-06-01 Cree, Inc. Semiconductor devices including schottky diodes with controlled breakdown
US8432012B2 (en) 2006-08-01 2013-04-30 Cree, Inc. Semiconductor devices including schottky diodes having overlapping doped regions and methods of fabricating same
WO2008020911A2 (en) 2006-08-17 2008-02-21 Cree, Inc. High power insulated gate bipolar transistors
US8384181B2 (en) * 2007-02-09 2013-02-26 Cree, Inc. Schottky diode structure with silicon mesa and junction barrier Schottky wells
US8835987B2 (en) 2007-02-27 2014-09-16 Cree, Inc. Insulated gate bipolar transistors including current suppressing layers
US8274128B2 (en) * 2007-03-23 2012-09-25 Siliconix Technology C. V. Ir Semiconductor device with buffer layer
DE102007020039B4 (en) * 2007-04-27 2011-07-14 Infineon Technologies Austria Ag Method for producing a vertically inhomogeneous platinum or gold distribution in a semiconductor substrate and in a semiconductor component, semiconductor substrate and semiconductor component produced in this way
US20090224354A1 (en) * 2008-03-05 2009-09-10 Cree, Inc. Junction barrier schottky diode with submicron channels
US7851881B1 (en) * 2008-03-21 2010-12-14 Microsemi Corporation Schottky barrier diode (SBD) and its off-shoot merged PN/Schottky diode or junction barrier Schottky (JBS) diode
US8232558B2 (en) * 2008-05-21 2012-07-31 Cree, Inc. Junction barrier Schottky diodes with current surge capability
US7858506B2 (en) 2008-06-18 2010-12-28 Micron Technology, Inc. Diodes, and methods of forming diodes
EP2154726A3 (en) * 2008-08-14 2010-05-26 Acreo AB A method for producing a JBS diode
JP2010087195A (en) * 2008-09-30 2010-04-15 Panasonic Corp Semiconductor device
US8294507B2 (en) 2009-05-08 2012-10-23 Cree, Inc. Wide bandgap bipolar turn-off thyristor having non-negative temperature coefficient and related control circuits
US8629509B2 (en) 2009-06-02 2014-01-14 Cree, Inc. High voltage insulated gate bipolar transistors with minority carrier diverter
US8193848B2 (en) 2009-06-02 2012-06-05 Cree, Inc. Power switching devices having controllable surge current capabilities
EP2443659A4 (en) * 2009-06-19 2013-11-20 Power Integrations Inc Vertical junction field effect transistors and diodes having graded doped regions and methods of making
WO2010148271A2 (en) * 2009-06-19 2010-12-23 Semisouth Laboratories, Inc. Methods of making vertical junction field effect transistors and bipolar junction transistors without ion implantation and devices made therewith
DE102009030045B3 (en) * 2009-06-22 2011-01-05 Universität Leipzig Transparent rectifying metal-metal oxide semiconductor contact structure and methods of making and using same
US8541787B2 (en) 2009-07-15 2013-09-24 Cree, Inc. High breakdown voltage wide band-gap MOS-gated bipolar junction transistors with avalanche capability
US8354690B2 (en) 2009-08-31 2013-01-15 Cree, Inc. Solid-state pinch off thyristor circuits
JP5600411B2 (en) * 2009-10-28 2014-10-01 三菱電機株式会社 Silicon carbide semiconductor device
EP2339613B1 (en) * 2009-12-22 2015-08-19 ABB Technology AG Power semiconductor device and method for producing same
US9117739B2 (en) * 2010-03-08 2015-08-25 Cree, Inc. Semiconductor devices with heterojunction barrier regions and methods of fabricating same
US8415671B2 (en) 2010-04-16 2013-04-09 Cree, Inc. Wide band-gap MOSFETs having a heterojunction under gate trenches thereof and related methods of forming such devices
DE102010028196A1 (en) * 2010-04-26 2011-10-27 Robert Bosch Gmbh Thermal shock-resistant press-fit diode
WO2011151901A1 (en) * 2010-06-02 2011-12-08 株式会社日立製作所 Semiconductor device
WO2012054032A1 (en) * 2010-10-20 2012-04-26 Microsemi Corporation Embedded wells merged pn/schottky diode
KR101204580B1 (en) * 2010-12-09 2012-11-26 삼성전기주식회사 Nitride based semiconductor device
CN102270639B (en) * 2010-12-17 2013-06-19 盛况 Power semiconductor integrated device
US9318623B2 (en) * 2011-04-05 2016-04-19 Cree, Inc. Recessed termination structures and methods of fabricating electronic devices including recessed termination structures
US9029945B2 (en) 2011-05-06 2015-05-12 Cree, Inc. Field effect transistor devices with low source resistance
US9142662B2 (en) 2011-05-06 2015-09-22 Cree, Inc. Field effect transistor devices with low source resistance
CN102263139A (en) * 2011-05-24 2011-11-30 哈尔滨工程大学 Improved hybrid rectifying diode structure
JP2013030618A (en) 2011-07-28 2013-02-07 Rohm Co Ltd Semiconductor device
JP5875143B2 (en) * 2011-08-26 2016-03-02 学校法人関西学院 Manufacturing method of semiconductor wafer
US8664665B2 (en) * 2011-09-11 2014-03-04 Cree, Inc. Schottky diode employing recesses for elements of junction barrier array
US9640617B2 (en) 2011-09-11 2017-05-02 Cree, Inc. High performance power module
US9373617B2 (en) 2011-09-11 2016-06-21 Cree, Inc. High current, low switching loss SiC power module
WO2013036370A1 (en) 2011-09-11 2013-03-14 Cree, Inc. High current density power module comprising transistors with improved layout
US8680587B2 (en) 2011-09-11 2014-03-25 Cree, Inc. Schottky diode
US8618582B2 (en) * 2011-09-11 2013-12-31 Cree, Inc. Edge termination structure employing recesses for edge termination elements
US9224828B2 (en) 2011-10-11 2015-12-29 Avogy, Inc. Method and system for floating guard rings in gallium nitride materials
US8749015B2 (en) * 2011-11-17 2014-06-10 Avogy, Inc. Method and system for fabricating floating guard rings in GaN materials
CN103137658A (en) * 2011-11-30 2013-06-05 成都成电知力微电子设计有限公司 Pressure-proof layer formed by insulator with conductive particles of semiconductor device and semiconductor
KR101256467B1 (en) 2012-02-06 2013-04-19 삼성전자주식회사 Nitride baced heterostructure semiconductor device and manufacturing method thereof
WO2013121532A1 (en) * 2012-02-15 2013-08-22 富士電機株式会社 Wide band gap semiconductor device
DE102012203443A1 (en) * 2012-03-05 2013-09-05 Robert Bosch Gmbh A method of forming a contact on a semiconductor substrate and semiconductor device
CN103378143A (en) * 2012-04-20 2013-10-30 湖北台基半导体股份有限公司 Thyristor with buffer layer structure
DE102013010187A1 (en) * 2012-06-27 2014-01-02 Fairchild Semiconductor Corp. Schottky barrier device with locally planarized surface and associated semiconductor product
TWI521719B (en) 2012-06-27 2016-02-11 財團法人工業技術研究院 Double-recessed trench schottky barrier device
US9123533B2 (en) * 2012-08-10 2015-09-01 Avogy, Inc. Method and system for in-situ etch and regrowth in gallium nitride based devices
US9006027B2 (en) 2012-09-11 2015-04-14 General Electric Company Systems and methods for terminating junctions in wide bandgap semiconductor devices
KR101405511B1 (en) * 2012-10-12 2014-06-11 주식회사 시지트로닉스 Structure and Fabrication Method of High-Voltage FRD with strong avalanche capability
JP2014107499A (en) 2012-11-29 2014-06-09 Sumitomo Electric Ind Ltd Silicon carbide semiconductor device and method for manufacturing the same
JP6090988B2 (en) * 2013-03-05 2017-03-08 株式会社 日立パワーデバイス Semiconductor device
US9159799B2 (en) * 2013-04-19 2015-10-13 Avogy, Inc. Method of fabricating a merged P-N junction and schottky diode with regrown gallium nitride layer
CN103367140B (en) * 2013-07-08 2015-08-26 华中科技大学 A kind of manufacture method of the pulse power semiconductor switch based on carborundum
US9768259B2 (en) * 2013-07-26 2017-09-19 Cree, Inc. Controlled ion implantation into silicon carbide using channeling and devices fabricated using controlled ion implantation into silicon carbide using channeling
KR20150026531A (en) 2013-09-03 2015-03-11 삼성전자주식회사 Semiconductor device and method for fabricating the same
JP6221859B2 (en) * 2014-03-14 2017-11-01 豊田合成株式会社 Manufacturing method of semiconductor device
US9484471B2 (en) * 2014-09-12 2016-11-01 Qorvo Us, Inc. Compound varactor
JP6479615B2 (en) * 2015-09-14 2019-03-06 株式会社東芝 Manufacturing method of semiconductor device
JP6750668B2 (en) * 2016-02-29 2020-09-02 三菱電機株式会社 Semiconductor device
CN105810756B (en) * 2016-04-25 2019-05-31 复旦大学 A kind of mixing PIN Schottky diode and preparation method thereof
JP2016178336A (en) * 2016-06-10 2016-10-06 住友電気工業株式会社 Semiconductor device manufacturing method
US9704949B1 (en) 2016-06-30 2017-07-11 General Electric Company Active area designs for charge-balanced diodes
US10403623B2 (en) 2017-07-06 2019-09-03 General Electric Company Gate networks having positive temperature coefficients of resistance (PTC) for semiconductor power conversion devices
US10193000B1 (en) * 2017-07-31 2019-01-29 Ixys, Llc Fast recovery inverse diode
SE541466C2 (en) 2017-09-15 2019-10-08 Ascatron Ab A concept for silicon carbide power devices
SE541291C2 (en) 2017-09-15 2019-06-11 Ascatron Ab Feeder design with high current capability
SE541402C2 (en) 2017-09-15 2019-09-17 Ascatron Ab Integration of a schottky diode with a mosfet
SE541290C2 (en) 2017-09-15 2019-06-11 Ascatron Ab A method for manufacturing a grid
CN108091682B (en) * 2017-11-21 2020-05-01 重庆大学 High-reliability Schottky contact super barrier rectifier
JP6832839B2 (en) * 2017-12-19 2021-02-24 三菱電機株式会社 Method for manufacturing SiC semiconductor device, power conversion device and SiC semiconductor device
DE112019000863T5 (en) * 2018-02-19 2020-11-05 Fuji Electric Co., Ltd. SEMI-CONDUCTOR DEVICE
US10615292B2 (en) * 2018-03-27 2020-04-07 Hong Kong Applied Science And Technology Research Institute Co., Ltd. High voltage silicon carbide Schottky diode flip chip array
CN111276548A (en) * 2018-12-05 2020-06-12 北京大学 Regrowth groove-filling type GaN-based junction type potential barrier Schottky diode structure and implementation method
CN109768092A (en) * 2019-03-01 2019-05-17 重庆平伟实业股份有限公司 A kind of power semiconductor manufacturing method and power semiconductor
US11195922B2 (en) * 2019-07-11 2021-12-07 Fast SiC Semiconductor Incorporated Silicon carbide semiconductor device
CN110571282B (en) * 2019-08-01 2023-04-28 山东天岳电子科技有限公司 Schottky diode and manufacturing method thereof
CN110571262B (en) * 2019-09-09 2021-03-30 电子科技大学 Silicon carbide junction barrier Schottky diode with groove structure
CN112713199B (en) * 2019-10-25 2022-10-11 株洲中车时代电气股份有限公司 Silicon carbide Schottky diode and preparation method thereof
CN111081758B (en) * 2019-11-21 2023-06-02 北京绿能芯创电子科技有限公司 SiC MPS structure capable of reducing on-resistance and preparation method thereof
CN113130665A (en) * 2019-12-30 2021-07-16 株洲中车时代半导体有限公司 Cell structure of silicon carbide Schottky diode chip and semiconductor chip
US11222782B2 (en) 2020-01-17 2022-01-11 Microchip Technology Inc. Self-aligned implants for silicon carbide (SiC) technologies and fabrication method
CN111599856B (en) * 2020-05-27 2022-06-21 南京大学 Double-channel enhanced quasi-vertical structure GaN-based JFET and preparation method thereof
US11164979B1 (en) * 2020-08-06 2021-11-02 Vanguard International Semiconductor Corporation Semiconductor device
CN112133761B (en) * 2020-08-28 2022-07-22 西安电子科技大学 Transverse junction barrier Schottky diode based on GaN and preparation method thereof
CN113410137B (en) * 2021-06-15 2023-06-20 西安微电子技术研究所 High-reliability SiC Schottky diode and manufacturing method thereof
CN115207139B (en) * 2022-06-24 2023-09-15 北京纳米能源与系统研究所 Self-driven ultraviolet photoelectric detector, light path adjusting device and optical communication device

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2788269B2 (en) * 1988-02-08 1998-08-20 株式会社東芝 Semiconductor device and manufacturing method thereof
US4982260A (en) * 1989-10-02 1991-01-01 General Electric Company Power rectifier with trenches
US5204277A (en) * 1992-02-03 1993-04-20 Motorola, Inc. Method of forming bipolar transistor having substrate to polysilicon extrinsic base contact
WO1997027629A1 (en) * 1996-01-24 1997-07-31 Cree Research, Inc. Mesa schottky diode with guard ring
SE9700141D0 (en) * 1997-01-20 1997-01-20 Abb Research Ltd A schottky diode of SiC and a method of production thereof
US5714777A (en) * 1997-02-19 1998-02-03 International Business Machines Corporation Si/SiGe vertical junction field effect transistor
SE9704149D0 (en) * 1997-11-13 1997-11-13 Abb Research Ltd A semiconductor device of SiC and a transistor of SiC having an insulated gate
JPH11330498A (en) * 1998-05-07 1999-11-30 Fuji Electric Co Ltd Schottky barrier diode and fabrication thereof
ATE288623T1 (en) * 1999-09-22 2005-02-15 Siced Elect Dev Gmbh & Co Kg SIC SEMICONDUCTOR DEVICE WITH A SCHOTTKY CONTACT AND METHOD FOR THE PRODUCTION THEREOF
SE9904785D0 (en) * 1999-12-27 1999-12-27 Abb Research Ltd "A semiconductor device"
TW449931B (en) * 2000-01-27 2001-08-11 United Epitaxy Co Ltd Manufacturing method of P-type semiconductor with a low resistance coefficient
FR2816113A1 (en) * 2000-10-31 2002-05-03 St Microelectronics Sa METHOD FOR PRODUCING A DOPED AREA IN SILICON CARBIDE AND APPLICATION TO A SCHOTTKY DIODE
WO2003075319A2 (en) * 2001-07-12 2003-09-12 Mississippi State University Self-aligned transistor and diode topologies
US6524900B2 (en) * 2001-07-25 2003-02-25 Abb Research, Ltd Method concerning a junction barrier Schottky diode, such a diode and use thereof
DE10259373B4 (en) * 2002-12-18 2012-03-22 Infineon Technologies Ag Overcurrent Schottky diode with low reverse current
JP4610207B2 (en) * 2004-02-24 2011-01-12 三洋電機株式会社 Semiconductor device and manufacturing method thereof

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140266403A1 (en) * 2013-03-15 2014-09-18 Cree, Inc. Low Loss Electronic Devices Having Increased Doping for Reduced Resistance and Methods of Forming the Same
US10181532B2 (en) * 2013-03-15 2019-01-15 Cree, Inc. Low loss electronic devices having increased doping for reduced resistance and methods of forming the same
US20150372093A1 (en) * 2014-06-20 2015-12-24 Stmicroelectronics S.R.L. Wide bandgap high-density semiconductor switching device and manufacturing process thereof
US9711599B2 (en) * 2014-06-20 2017-07-18 Stmicroelectronics S.R.L. Wide bandgap high-density semiconductor switching device and manufacturing process thereof
US20160190126A1 (en) * 2014-12-24 2016-06-30 Abb Technology Ag Junction Barrier Schottky Rectifier
US9659927B2 (en) * 2014-12-24 2017-05-23 Abb Schweiz Ag Junction barrier Schottky rectifier
DE102018002895A1 (en) * 2018-04-09 2019-10-10 3-5 Power Electronics GmbH Stacked III-V semiconductor device
US10784381B2 (en) 2018-04-09 2020-09-22 3-5 Power Electronics GmbH Stacked III-V semiconductor component
EP3961724A4 (en) * 2019-04-25 2023-01-04 Kyocera Corporation Semiconductor device and method of manufacturing semiconductor device
CN110752260A (en) * 2019-10-31 2020-02-04 中国科学院长春光学精密机械与物理研究所 Novel GaN junction barrier Schottky diode and preparation method thereof

Also Published As

Publication number Publication date
AU2007240996A1 (en) 2007-11-01
US8384182B2 (en) 2013-02-26
US20070228505A1 (en) 2007-10-04
CN101467262B (en) 2012-01-04
CN102376778A (en) 2012-03-14
CN101467262A (en) 2009-06-24
WO2007123803A1 (en) 2007-11-01
AU2007240996B2 (en) 2013-10-17
US20080251793A1 (en) 2008-10-16
EP2011158A1 (en) 2009-01-07
JP5559530B2 (en) 2014-07-23
CA2648526A1 (en) 2007-11-01
KR101434687B1 (en) 2014-08-26
JP2009532902A (en) 2009-09-10
NZ571857A (en) 2011-10-28
KR20090006162A (en) 2009-01-14

Similar Documents

Publication Publication Date Title
US8384182B2 (en) Junction barrier schottky rectifiers having epitaxially grown P+-N methods of making
KR101494935B1 (en) Power semiconductor devices with mesa structures and buffer layers including mesa steps
US7638379B2 (en) Vertical-channel junction field-effect transistors having buried gates and methods of making
JP5452914B2 (en) Silicon carbide junction barrier Schottky diode with suppressed minority carrier injection
EP1204145B1 (en) Semiconductor element
KR100937276B1 (en) Semiconductor device and manufacturing method thereof
JP5554042B2 (en) Junction barrier Schottky diode method, diode and method of use
EP1973165A1 (en) Silicon carbide bipolar semiconductor device
WO2009091695A1 (en) Junction barrier schottky diode with highly-doped channel region and methods
KR100514398B1 (en) Silicon carbide field controlled bipolar switch
EP3712962B1 (en) Semiconductor mps diode with reduced current-crowding effect and manufacturing method thereof
EP1863096B1 (en) Semiconductor device and method of manufacturing the same
CN116613214A (en) Metal oxide semiconductor field effect transistor and manufacturing method thereof
JP2008160024A (en) Semiconductor device
JP5119146B2 (en) High voltage silicon carbide device having bidirectional blocking capability and method for manufacturing the same
WO1995034915A1 (en) Semiconductor device in silicon carbide
US20230326974A1 (en) Semiconductor diode and manufacturing method

Legal Events

Date Code Title Description
AS Assignment

Owner name: SEMISOUTH LABORATORIES, INC., MISSISSIPPI

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MAZZOLA, MICHAEL S.;CHENG, LIN;REEL/FRAME:033454/0752

Effective date: 20060605

AS Assignment

Owner name: SS SC IP, LLC, MISSISSIPPI

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SEMISOUTH LABORATORIES, INC.;REEL/FRAME:033466/0328

Effective date: 20110719

AS Assignment

Owner name: POWER INTEGRATIONS, INC., CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SS SC IP, LLC;REEL/FRAME:033481/0784

Effective date: 20121214

STCB Information on status: application discontinuation

Free format text: ABANDONED -- AFTER EXAMINER'S ANSWER OR BOARD OF APPEALS DECISION