CN110752260A - Novel GaN junction barrier Schottky diode and preparation method thereof - Google Patents
Novel GaN junction barrier Schottky diode and preparation method thereof Download PDFInfo
- Publication number
- CN110752260A CN110752260A CN201911050585.7A CN201911050585A CN110752260A CN 110752260 A CN110752260 A CN 110752260A CN 201911050585 A CN201911050585 A CN 201911050585A CN 110752260 A CN110752260 A CN 110752260A
- Authority
- CN
- China
- Prior art keywords
- epitaxial layer
- gan epitaxial
- type gan
- schottky diode
- comb
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000004888 barrier function Effects 0.000 title claims abstract description 39
- 238000002360 preparation method Methods 0.000 title abstract description 5
- 238000000034 method Methods 0.000 claims abstract description 31
- 239000000758 substrate Substances 0.000 claims abstract description 15
- 230000008569 process Effects 0.000 claims abstract description 13
- 229910002601 GaN Inorganic materials 0.000 claims description 115
- 238000004519 manufacturing process Methods 0.000 claims description 9
- 238000005566 electron beam evaporation Methods 0.000 claims description 8
- 238000001755 magnetron sputter deposition Methods 0.000 claims description 8
- 238000002207 thermal evaporation Methods 0.000 claims description 8
- 238000005229 chemical vapour deposition Methods 0.000 claims description 6
- 238000001704 evaporation Methods 0.000 claims description 6
- 238000002248 hydride vapour-phase epitaxy Methods 0.000 claims description 6
- 229910052751 metal Inorganic materials 0.000 claims description 6
- 239000002184 metal Substances 0.000 claims description 6
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 claims description 5
- 238000000137 annealing Methods 0.000 claims description 5
- 239000000463 material Substances 0.000 claims description 4
- MHYQBXJRURFKIN-UHFFFAOYSA-N C1(C=CC=C1)[Mg] Chemical compound C1(C=CC=C1)[Mg] MHYQBXJRURFKIN-UHFFFAOYSA-N 0.000 claims description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 3
- 238000000231 atomic layer deposition Methods 0.000 claims description 3
- 239000011777 magnesium Substances 0.000 claims description 3
- 238000001259 photo etching Methods 0.000 claims description 3
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 claims description 3
- 229910052710 silicon Inorganic materials 0.000 claims description 3
- 239000010703 silicon Substances 0.000 claims description 3
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 claims description 3
- 229910010271 silicon carbide Inorganic materials 0.000 claims description 3
- 238000005530 etching Methods 0.000 claims description 2
- 238000002347 injection Methods 0.000 claims description 2
- 239000007924 injection Substances 0.000 claims description 2
- 238000009740 moulding (composite fabrication) Methods 0.000 claims 1
- 229910000077 silane Inorganic materials 0.000 claims 1
- -1 silane hydride Chemical class 0.000 claims 1
- 230000015556 catabolic process Effects 0.000 abstract description 7
- 238000001994 activation Methods 0.000 abstract description 3
- 238000013461 design Methods 0.000 abstract description 2
- 239000010931 gold Substances 0.000 description 6
- 238000010586 diagram Methods 0.000 description 5
- 239000007772 electrode material Substances 0.000 description 4
- 229910052737 gold Inorganic materials 0.000 description 3
- 230000008901 benefit Effects 0.000 description 2
- 230000000903 blocking effect Effects 0.000 description 2
- 230000007547 defect Effects 0.000 description 2
- 239000002019 doping agent Substances 0.000 description 2
- 238000001312 dry etching Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 2
- 229910003910 SiCl4 Inorganic materials 0.000 description 1
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 1
- 230000004913 activation Effects 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 239000000969 carrier Substances 0.000 description 1
- 229910052681 coesite Inorganic materials 0.000 description 1
- 229910052593 corundum Inorganic materials 0.000 description 1
- 229910052906 cristobalite Inorganic materials 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 229910052697 platinum Inorganic materials 0.000 description 1
- 238000011084 recovery Methods 0.000 description 1
- 238000011160 research Methods 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N silicon dioxide Inorganic materials O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- 229910052682 stishovite Inorganic materials 0.000 description 1
- 229910052905 tridymite Inorganic materials 0.000 description 1
- 229910001845 yogo sapphire Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/861—Diodes
- H01L29/872—Schottky diodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
- H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66083—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by variation of the electric current supplied or the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. two-terminal devices
- H01L29/6609—Diodes
- H01L29/66143—Schottky diodes
Abstract
The novel GaN junction barrier Schottky diode and the preparation method thereof provide a new way for improving the performance of the Schottky diode by utilizing novel design and relatively simple and easy-to-achieve process. Novel GaN junction barrier Schottky diode, the diode includes by lower to last in proper order: cathode, substrate, n+A type GaN epitaxial layer, an n-type GaN epitaxial layer, a high resistance region formed by annularly injecting plasma on the outer edge of the n-type GaN epitaxial layer, a comb-shaped p+A type GaN epitaxial layer and an anode. According to the method, p-type GaN does not need to be regrown in the n-type GaN layer and a subsequent activation process, so that the process difficulty and complexity are greatly reduced. Through the 4-layer epitaxial GaN structure, good ohmic contact and better PN junction can be formed, the forward on-resistance is reduced, the reverse breakdown voltage is increased, and the performance of the device is effectively improved. In addition, N2The high-resistance region formed by the Plasma can effectively inhibit the breakdown of the device at the edge of the electrode under high voltage, and the breakdown performance is enhanced.
Description
Technical Field
The invention belongs to the technical field of semiconductors, and particularly relates to a novel GaN junction barrier Schottky diode and a preparation method thereof.
Background
In recent years, high importance and wide application are brought to the improvement of the efficiency of a circuit system due to the low conduction voltage drop and the extremely short reverse recovery time of a Schottky Barrier Diode (SBD). The conventional schottky diode has the following defects: (1) the forward voltage drop V of the Schottky rectifier is close to 200V due to the reverse blocking capabilityFWill approach the forward voltage drop of the PIN rectifier and therefore the reverse blocking voltage of conventional schottky barrier diodes is typically below 200V, making them less efficient in application. (2) The reverse leakage current of the conventional schottky diode is large and sensitive to temperature, and the junction temperature of the conventional schottky diode is between 125 ℃ and 175 ℃.
Based on the above defects, a Junction Barrier Schottky (JBS) becomes a hot point of research as an enhancement Schottky, and a Junction Barrier Schottky structure is typically characterized in that a plurality of PN junctions integrated on an epitaxial layer of a conventional Schottky diode are comb-shaped. The Schottky contact part of the junction barrier Schottky diode is conducted when the junction barrier Schottky diode is in zero bias and forward bias, and the PN junction part is not conducted; when the junction barrier Schottky diode is reversely biased, a PN junction depletion region is widened to pinch off a current channel, so that the Schottky barrier lowering effect is effectively inhibited, and the reverse leakage current is effectively controlled. The junction barrier schottky diode has the outstanding advantage of possessing the on-state and fast switching characteristics of the schottky barrier diode, as well as the off-state and low leakage current characteristics of the PIN diode.
The conventional JBS device needs to etch an n-type epitaxial layer and then regrow a p-type epitaxial layer in the n-type epitaxial layer, and needs to anneal for many times at the temperature of 1100 ℃ to complete the activation of the p-type epitaxial layer, so that the process difficulty and complexity of the device are greatly increased, and the development of a gallium nitride-based JBS structure device is limited. In addition, similar to a Schottky Barrier Diode (SBD), the electric field intensity at the positive electrode edge of the JBS is high, easily causing reverse breakdown of the device.
Disclosure of Invention
In order to solve the problems in the prior art, the invention provides a novel GaN junction barrier Schottky diode and a preparation method thereof, and provides a new way for improving the performance of the Schottky diode by utilizing a novel design and a relatively simple and easily achieved process.
The technical scheme adopted by the invention for solving the technical problem is as follows:
novel GaN junction barrier Schottky diode, the diode includes by lower to last in proper order: cathode, substrate, n+A type GaN epitaxial layer, an n-type GaN epitaxial layer, a high resistance region formed by annularly injecting plasma on the outer edge of the n-type GaN epitaxial layer, a comb-shaped p+A type GaN epitaxial layer and an anode.
Preferably, the substrate is made of: gallium nitride, silicon, and silicon carbide substrates.
Preferably, said n+Type GaN epitaxial layer, n-type GaN epitaxial layer, comb-shaped p-type GaN epitaxial layer and comb-shaped p+The growth method of the GaN epitaxial layer is organic chemical vapor deposition or hydride vapor phase epitaxy.
Preferably, said n+The thickness of the GaN epitaxial layer is 2 μm, and the carrier concentration is about 1.5x1018cm-3(ii) a The thickness of the n-type GaN epitaxial layer is 23 μm, and the carrier concentration is about 8x1015cm-3(ii) a The thickness of the comb-shaped p-type GaN epitaxial layer is 500nm, and the carrier concentration is about 1.5x1018cm-3(ii) a Comb-shaped p+The thickness of the GaN epitaxial layer is 30nm, and the carrier concentration is about 1.5x1020cm-3。
Preferably, the plasma is N2Or Ar.
Preferably, the cathode is formed by evaporating a metal film by thermal evaporation, magnetron sputtering, electron beam evaporation, or the like, forming an electrode by a lift-off process, and then performing N deposition at 650 DEG C2And annealing under the environment.
The manufacturing method of the novel GaN junction barrier Schottky diode comprises the following steps:
the method comprises the following steps: sequentially growing n on a substrate by organic chemical vapor deposition or hydride vapor phase epitaxy+Type GaN epitaxial layer, n-type GaN epitaxial layer, p-type GaN epitaxial layer, and p+A GaN epitaxial layer;
step two: at said p+Growing a layer of SiN on the upper surface of the GaN epitaxial layer through plasma enhanced chemical vapor deposition or atomic layer deposition;
step three: preparing a cathode of an ohmic contact electrode on the back of the substrate through thermal evaporation, magnetron sputtering or electron beam evaporation;
step four: etching the p-type GaN epitaxial layer and the p-type GaN epitaxial layer on the SiN surface by a dry method+Preparing a comb-mounted structure by using the GaN epitaxial layer, and then removing the SiN layer;
step five: preparing a circular high-resistance region on the upper surface of the n-type GaN epitaxial layer through photoetching and plasma injection;
step six: in the high resistance region and comb-mounting p+And evaporating the anode of the ohmic contact electrode on the GaN epitaxial layer to complete the manufacture method of the novel GaN junction barrier Schottky diode.
Preferably, n in said step one+The thickness of the GaN epitaxial layer is 2 μm, and the carrier concentration is about 1.5x1018cm-3(ii) a The thickness of the n-type GaN epitaxial layer is 23 μm, and the carrier concentration is about 8x1015cm-3(ii) a The thickness of the comb-shaped p-type GaN epitaxial layer is 500nm, and the carrier concentration is about 1.5x1018cm-3(ii) a Comb-shaped p+The thickness of the GaN epitaxial layer is 30nm, and the carrier concentration is about 1.5x1020cm-3。
Preferably, in step one, hydrosilane is used as n+GaN-type doped Si source material, and cyclopentadienyl magnesium can be used as p+Type GaN doped Mg feedstock.
Preferably, in the third step, the cathode is evaporated with a metal film by thermal evaporation, magnetron sputtering or electron beam evaporation, and the like, and the electrode is formed by a stripping process at 650 ℃ and N2And annealing under the environment.
The invention has the beneficial effects that: the novel GaN JBS device provided by the patent is in operationIn the aspect of process flow, p-type GaN does not need to be grown in the n-type GaN layer and a subsequent activation process is not needed, and the process difficulty and complexity are greatly reduced. In the aspect of device structure, a good ohmic contact and a better PN junction can be formed through a 4-layer epitaxial GaN structure, the forward on-resistance is reduced, the reverse breakdown voltage is increased, and the performance of the device is effectively improved. In addition, N2The high-resistance region formed by the Plasma can effectively inhibit the breakdown of the device at the edge of the electrode under high voltage, and the breakdown performance is enhanced. The method provided by the patent is an effective new way for improving the performance of the GaN-based Schottky barrier diode. The invention has the advantages of simple process, obvious effect, wide application prospect and the like.
Drawings
FIG. 1 is a schematic diagram of a novel GaN junction barrier Schottky diode structure according to the present invention.
Fig. 2 is a schematic diagram of a first step and a second step of the manufacturing method of the novel GaN junction barrier schottky diode of the present invention.
Fig. 3 is a schematic diagram of a third step of the manufacturing method of the novel GaN junction barrier schottky diode of the present invention.
Fig. 4 is a schematic diagram showing a fourth step of the manufacturing method of the novel GaN junction barrier schottky diode of the present invention.
Fig. 5 is a schematic diagram showing a fifth step of the manufacturing method of the novel GaN junction barrier schottky diode of the present invention.
Detailed Description
The present invention will be described in further detail with reference to the accompanying drawings and examples.
As shown in fig. 1, the novel GaN junction barrier schottky diode sequentially includes, from bottom to top: cathode, substrate, n+A type GaN epitaxial layer, an n-type GaN epitaxial layer, a high resistance region formed by annularly injecting plasma on the outer edge of the n-type GaN epitaxial layer, a comb-shaped p+A type GaN epitaxial layer and an anode. Wherein the substrate may be of a material: gallium nitride, silicon, and silicon carbide substrates. N is+Type GaN epitaxial layer, n-type GaN epitaxial layer, comb-shaped p-type GaN epitaxial layer and comb-shaped p+The growth method of the GaN epitaxial layer is organic chemical vapor deposition or hydride vapor phase epitaxy. In thatIn this embodiment, n is+The thickness of the GaN epitaxial layer is 2 μm, and the carrier concentration is about 1.5x1018cm-3(ii) a The thickness of the n-type GaN epitaxial layer is 23 μm, and the carrier concentration is about 8x1015cm-3(ii) a The thickness of the comb-shaped p-type GaN epitaxial layer is 500nm, and the carrier concentration is about 1.5x1018cm-3(ii) a Comb-shaped p+The thickness of the GaN epitaxial layer is 30nm, and the carrier concentration is about 1.5x1020cm-3. Wherein the thickness of the epitaxial layer and the concentration of the carriers can be properly adjusted and changed.
In a high resistance region formed by annularly injecting plasma H into the outer edge of the n-type GaN epitaxial layer2、N2F or Ar.
In the electrode material of the novel GaN junction barrier Schottky diode, the cathode is evaporated with a metal film by methods such as thermal evaporation, magnetron sputtering or electron beam evaporation, and the like, and the electrode is formed by a stripping process at 650 ℃ and N2And annealing under the environment. The electrode material type in the invention is Ni/Au, Pt and other electrode materials which can form Schottky type gold half contact with n-type GaN; the electrode material of the cathode of the device is Ti/Al, Ti/Al/Ni/Au and other materials capable of forming ohmic gold half-contact with the n-type GaN.
The manufacturing method of the barrier Schottky diode based on the novel GaN junction comprises the following steps:
the method comprises the following steps: as shown in FIG. 2, 2 μm n was sequentially grown on a double-side polished n-type highly doped self-supporting GaN substrate by organic chemical vapor deposition or hydride vapor phase epitaxy+Type GaN epitaxial layer, 23 μm n-type GaN epitaxial layer, 500 μm p-type GaN epitaxial layer, and 30 μm p+A type GaN epitaxial layer in which hydrido silane can be used as Si source for n-type dopants (donor) and cyclopentadienyl magnesium can be used as Mg source for p-type dopants (acceptor).
Step two: at said p+Growing a layer of 20 μm SiN on the upper surface of the GaN epitaxial layer by plasma enhanced chemical vapor deposition or atomic layer deposition to protect the surface of the structure, wherein the SiN may be SiO2Or Al2O3Replacement;
step three: preparing a cathode of an ohmic contact electrode on the back of the substrate through thermal evaporation, magnetron sputtering or electron beam evaporation, and adopting a TI/Al/Ti/Au metal film;
step four: passing Cl on the surface of the SiN2/SiCl4Dry etching to separate p-type GaN epitaxial layer and p+Preparing a ring-shaped comb structure from the GaN epitaxial layer, and removing the SiN layer by dry etching;
step five: a barrier layer is manufactured on the upper surface of the n-type GaN epitaxial layer through a photoetching process, and H is passed through2、N2F or Ar plasma is injected into the upper surface of the n-type GaN epitaxial layer to prepare a circular high-resistance region so as to form a terminal structure;
step six: in the high resistance region and comb-mounting p+And evaporating anode Ni (10nm)/Au (125nm) of the ohmic contact electrode on the type GaN epitaxial layer to complete the manufacturing method of the novel GaN junction barrier Schottky diode.
In this embodiment, n in the first step+Type GaN has a carrier concentration of about 1.5x1018cm-3(ii) a The carrier concentration of n-type GaN was about 8x1015cm-3(ii) a The carrier concentration of comb-shaped p-type GaN was about 1.5x1018cm-3(ii) a Comb-shaped p+Type GaN has a carrier concentration of about 1.5x1020cm-3。
Claims (10)
1. Novel GaN junction barrier Schottky diode, its characterized in that, the diode includes by lower to last in proper order: cathode, substrate, n+A type GaN epitaxial layer, an n-type GaN epitaxial layer, a high resistance region formed by annularly injecting plasma on the outer edge of the n-type GaN epitaxial layer, a comb-shaped p+A type GaN epitaxial layer and an anode.
2. The novel GaN junction barrier schottky diode of claim 1 wherein the substrate is made of: gallium nitride, silicon, and silicon carbide substrates.
3. The novel GaN junction barrier schottky diode of claim 1Wherein n is+Type GaN epitaxial layer, n-type GaN epitaxial layer, comb-shaped p-type GaN epitaxial layer and comb-shaped p+The growth method of the GaN epitaxial layer is organic chemical vapor deposition or hydride vapor phase epitaxy.
4. The novel GaN junction barrier schottky diode of claim 1 wherein the n is+The thickness of the GaN epitaxial layer is 2 μm, and the carrier concentration is about 1.5x1018cm-3(ii) a The thickness of the n-type GaN epitaxial layer is 23 μm, and the carrier concentration is about 8x1015cm-3(ii) a The thickness of the comb-shaped p-type GaN epitaxial layer is 500nm, and the carrier concentration is about 1.5x1018cm-3(ii) a Comb-shaped p+The thickness of the GaN epitaxial layer is 30nm, and the carrier concentration is about 1.5x1020cm-3。
5. The GaN junction barrier schottky diode of claim 1 wherein the plasma is N2Or Ar.
6. The GaN junction barrier schottky diode as claimed in claim 1, wherein the cathode is formed by evaporating a metal film by thermal evaporation, magnetron sputtering or electron beam evaporation, and forming an electrode by lift-off process at 650 ℃, N2And annealing under the environment.
7. The method for fabricating a novel GaN junction barrier schottky diode as claimed in claims 1 to 7, wherein the method comprises the steps of:
the method comprises the following steps: sequentially growing n on a substrate by organic chemical vapor deposition or hydride vapor phase epitaxy+Type GaN epitaxial layer, n-type GaN epitaxial layer, p-type GaN epitaxial layer, and p+A GaN epitaxial layer;
step two: at said p+Growing a layer of SiN on the upper surface of the GaN epitaxial layer through plasma enhanced chemical vapor deposition or atomic layer deposition;
step three: preparing a cathode of an ohmic contact electrode on the back of the substrate through thermal evaporation, magnetron sputtering or electron beam evaporation;
step four: etching the p-type GaN epitaxial layer and the p-type GaN epitaxial layer on the SiN surface by a dry method+Preparing a comb-mounted structure by using the GaN epitaxial layer, and then removing the SiN layer;
step five: preparing a circular high-resistance region on the upper surface of the n-type GaN epitaxial layer through photoetching and plasma injection;
step six: in the high resistance region and comb-mounting p+And evaporating the anode of the ohmic contact electrode on the GaN epitaxial layer to complete the manufacture method of the novel GaN junction barrier Schottky diode.
8. The method of claim 7, wherein n in the first step+The thickness of the GaN epitaxial layer is 2 μm, and the carrier concentration is about 1.5x1018cm-3(ii) a The thickness of the n-type GaN epitaxial layer is 23 μm, and the carrier concentration is about 8x1015cm-3(ii) a The thickness of the comb-shaped p-type GaN epitaxial layer is 500nm, and the carrier concentration is about 1.5x1018cm-3(ii) a Comb-shaped p+The thickness of the GaN epitaxial layer is 30nm, and the carrier concentration is about 1.5x1020cm-3。
9. The method according to claim 7, wherein silane hydride is used as n in the first step+GaN-type doped Si source material, and cyclopentadienyl magnesium can be used as p+Type GaN doped Mg feedstock.
10. The method according to claim 7, wherein in the third step, the cathode is formed by evaporating a metal film by thermal evaporation, magnetron sputtering, electron beam evaporation, or the like, and the electrode is formed by a lift-off process at 650 ℃ and N2And annealing under the environment.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201911050585.7A CN110752260A (en) | 2019-10-31 | 2019-10-31 | Novel GaN junction barrier Schottky diode and preparation method thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201911050585.7A CN110752260A (en) | 2019-10-31 | 2019-10-31 | Novel GaN junction barrier Schottky diode and preparation method thereof |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN110752260A true CN110752260A (en) | 2020-02-04 |
Family
ID=69281448
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201911050585.7A Pending CN110752260A (en) | 2019-10-31 | 2019-10-31 | Novel GaN junction barrier Schottky diode and preparation method thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN110752260A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111863936A (en) * | 2020-06-03 | 2020-10-30 | 深圳大学 | Gallium nitride-based junction barrier Schottky diode and preparation method thereof |
| CN113340897A (en) * | 2021-06-15 | 2021-09-03 | 云南大学 | In-situ photoelectric testing device |
Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20050045982A1 (en) * | 2002-03-22 | 2005-03-03 | Krishna Shenai | Semiconductor device with novel junction termination |
| CN103077964A (en) * | 2013-01-18 | 2013-05-01 | 中国科学院半导体研究所 | Material structure for improving ohmic contact of p-GaN film and preparation method thereof |
| US20130140585A1 (en) * | 2006-04-04 | 2013-06-06 | Power Integrations, Inc. | Junction barrier schottky rectifiers having epitaxially grown p+-n junctions and methods of making |
| CN103904135A (en) * | 2014-04-18 | 2014-07-02 | 苏州捷芯威半导体有限公司 | Schottky diode and manufacturing method thereof |
| CN106158624A (en) * | 2015-03-27 | 2016-11-23 | 中国科学院苏州纳米技术与纳米仿生研究所 | Schottky diode and preparation method thereof |
| CN107104135A (en) * | 2017-04-06 | 2017-08-29 | 浙江大学 | Vertical-type III V group-III nitride power device terminal structures and preparation method |
| CN108231911A (en) * | 2017-11-24 | 2018-06-29 | 西安电子科技大学 | High pressure resistant GaN base JBS diodes based on graded drift regions and preparation method thereof |
| CN110364575A (en) * | 2019-07-23 | 2019-10-22 | 中国科学院长春光学精密机械与物理研究所 | A kind of junction barrier schottky diode and preparation method thereof with floating field ring terminal structure |
-
2019
- 2019-10-31 CN CN201911050585.7A patent/CN110752260A/en active Pending
Patent Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20050045982A1 (en) * | 2002-03-22 | 2005-03-03 | Krishna Shenai | Semiconductor device with novel junction termination |
| US20130140585A1 (en) * | 2006-04-04 | 2013-06-06 | Power Integrations, Inc. | Junction barrier schottky rectifiers having epitaxially grown p+-n junctions and methods of making |
| CN103077964A (en) * | 2013-01-18 | 2013-05-01 | 中国科学院半导体研究所 | Material structure for improving ohmic contact of p-GaN film and preparation method thereof |
| CN103904135A (en) * | 2014-04-18 | 2014-07-02 | 苏州捷芯威半导体有限公司 | Schottky diode and manufacturing method thereof |
| CN106158624A (en) * | 2015-03-27 | 2016-11-23 | 中国科学院苏州纳米技术与纳米仿生研究所 | Schottky diode and preparation method thereof |
| CN107104135A (en) * | 2017-04-06 | 2017-08-29 | 浙江大学 | Vertical-type III V group-III nitride power device terminal structures and preparation method |
| CN108231911A (en) * | 2017-11-24 | 2018-06-29 | 西安电子科技大学 | High pressure resistant GaN base JBS diodes based on graded drift regions and preparation method thereof |
| CN110364575A (en) * | 2019-07-23 | 2019-10-22 | 中国科学院长春光学精密机械与物理研究所 | A kind of junction barrier schottky diode and preparation method thereof with floating field ring terminal structure |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111863936A (en) * | 2020-06-03 | 2020-10-30 | 深圳大学 | Gallium nitride-based junction barrier Schottky diode and preparation method thereof |
| CN111863936B (en) * | 2020-06-03 | 2023-08-25 | 深圳市爱迪芯半导体有限公司 | Gallium nitride-based junction barrier Schottky diode and preparation method thereof |
| CN113340897A (en) * | 2021-06-15 | 2021-09-03 | 云南大学 | In-situ photoelectric testing device |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US11342420B2 (en) | Heterojunction devices and methods for fabricating the same | |
| US20190140046A1 (en) | Silicon carbide power device employing heterojunction terminal and manufacturing method thereof | |
| JP2022065153A (en) | Schottky barrier diode and pn junction | |
| US7345310B2 (en) | Silicon carbide bipolar junction transistors having a silicon carbide passivation layer on the base region thereof | |
| TWI508308B (en) | Gan-based schottky diode having dual metal, partially recessed electrode | |
| KR102011762B1 (en) | GaN-BASED SCHOTTKY DIODE HAVING PARTIALLY RECESSED ANODE | |
| US9171914B2 (en) | Semiconductor device | |
| CN107978642B (en) | GaN-based heterojunction diode and preparation method thereof | |
| CN106024914A (en) | GaN-based schottky diode having hybrid anode electrode structure and preparation method thereof | |
| US8569153B2 (en) | Method and system for carbon doping control in gallium nitride based devices | |
| CN110504329A (en) | A kind of preparation method of low on-resistance high voltage diamond power diode | |
| CN115411095B (en) | SBD structure with dielectric regulation mixed field plate terminal and preparation method thereof | |
| CN102544087B (en) | Nitride-based semiconductor device and method for manufacturing the same | |
| CN110752260A (en) | Novel GaN junction barrier Schottky diode and preparation method thereof | |
| CN110896098B (en) | Reverse switch transistor based on silicon carbide base and preparation method thereof | |
| CN108878509B (en) | Gallium nitride transistor and method for manufacturing same | |
| CN112531007A (en) | Junction barrier Schottky diode with gradient depth P-type region and preparation method | |
| CN109285774B (en) | Junction barrier Schottky diode based on gallium nitride and forming method thereof | |
| CN113659013A (en) | Schottky diode with p-type oxide dielectric composite mixed anode and manufacturing method thereof | |
| CN106098767A (en) | P ditch Schottky gate carborundum SITH and manufacture method thereof | |
| CN205911315U (en) | GaN base schottky diode who mixes positive pole electrode structure | |
| CN116581151B (en) | Low-turn-on voltage gallium oxide Schottky diode and preparation method thereof | |
| CN111509033B (en) | Polarization-doped SBD diode and preparation method thereof | |
| CN115621327A (en) | Self-assembly Ni nano island-based JBS power diode and preparation method thereof | |
| CN116844957A (en) | Preparation method of P-GaN high-reverse voltage-resistant terminal edge |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| WD01 | Invention patent application deemed withdrawn after publication | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20200204 |