US20120168205A1 - Method of manufacturing a printed circuit board - Google Patents
Method of manufacturing a printed circuit board Download PDFInfo
- Publication number
- US20120168205A1 US20120168205A1 US13/422,909 US201213422909A US2012168205A1 US 20120168205 A1 US20120168205 A1 US 20120168205A1 US 201213422909 A US201213422909 A US 201213422909A US 2012168205 A1 US2012168205 A1 US 2012168205A1
- Authority
- US
- United States
- Prior art keywords
- circuit board
- printed circuit
- circuit pattern
- insulated layer
- metallic substance
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B82—NANOTECHNOLOGY
- B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
- B82Y10/00—Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/4038—Through-connections; Vertical interconnect access [VIA] connections
- H05K3/4053—Through-connections; Vertical interconnect access [VIA] connections by thick-film techniques
- H05K3/4069—Through-connections; Vertical interconnect access [VIA] connections by thick-film techniques for via connections in organic insulating substrates
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4602—Manufacturing multilayer circuits characterized by a special circuit board as base or central core whereon additional circuit layers are built or additional circuit boards are laminated
- H05K3/4608—Manufacturing multilayer circuits characterized by a special circuit board as base or central core whereon additional circuit layers are built or additional circuit boards are laminated comprising an electrically conductive base or core
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0201—Thermal arrangements, e.g. for cooling, heating or preventing overheating
- H05K1/0203—Cooling of mounted components
- H05K1/0204—Cooling of mounted components using means for thermal conduction connection in the thickness direction of the substrate
- H05K1/0206—Cooling of mounted components using means for thermal conduction connection in the thickness direction of the substrate by printed thermal vias
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/03—Use of materials for the substrate
- H05K1/05—Insulated conductive substrates, e.g. insulated metal substrate
- H05K1/056—Insulated conductive substrates, e.g. insulated metal substrate the metal substrate being covered by an organic insulating layer
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
- H05K3/4647—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits by applying an insulating layer around previously made via studs
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/182—Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]
- H05K1/183—Components mounted in and supported by recessed areas of the printed circuit board
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/02—Fillers; Particles; Fibers; Reinforcement materials
- H05K2201/0203—Fillers and particles
- H05K2201/0242—Shape of an individual particle
- H05K2201/026—Nanotubes or nanowires
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/03—Conductive materials
- H05K2201/032—Materials
- H05K2201/0323—Carbon
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/03—Conductive materials
- H05K2201/0332—Structure of the conductor
- H05K2201/0335—Layered conductors or foils
- H05K2201/0355—Metal foils
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/03—Conductive materials
- H05K2201/0332—Structure of the conductor
- H05K2201/0388—Other aspects of conductors
- H05K2201/0394—Conductor crossing over a hole in the substrate or a gap between two separate substrate parts
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/01—Tools for processing; Objects used during processing
- H05K2203/0104—Tools for processing; Objects used during processing for patterning or coating
- H05K2203/0108—Male die used for patterning, punching or transferring
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/11—Treatments characterised by their effect, e.g. heating, cooling, roughening
- H05K2203/1131—Sintering, i.e. fusing of metal particles to achieve or improve electrical conductivity
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0011—Working of insulating substrates or insulating layers
- H05K3/0044—Mechanical working of the substrate, e.g. drilling or punching
- H05K3/005—Punching of holes
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
- H05K3/4652—Adding a circuit layer by laminating a metal foil or a preformed metal foil pattern
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49126—Assembling bases
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49128—Assembling formed circuit to base
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
- Y10T29/49158—Manufacturing circuit on or in base with molding of insulated base
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
- Y10T29/49165—Manufacturing circuit on or in base by forming conductive walled aperture in base
Definitions
- the present invention relates to a printed circuit board and a method of manufacturing the printed circuit board.
- a printed circuit board may connect or support electronic devices according to a type of circuit deigns desired by a designer. As passive components and packages loaded on the printed circuit board are increasing, there will be more heat generated, and electricity will be consumed more. Thus, a quality of a printed circuit board may decrease. Therefore, there is a great demand for manufacturing of functional printed circuit boards being able to transfer heat to air flowing through heat sinks.
- a basic component of materials used for attachment mentioned above is mainly made of polymers, so that the heat transfer to the heat sinks may not be efficient enough.
- the invention provides a printed circuit board having a high efficiency of heat emission and a method of manufacturing the printed circuit board.
- An aspect of the invention provides a method of manufacturing a printed circuit board.
- the method can include providing an insulated layer, in which a first metal layer is formed on one side of the insulated layer, forming a groove on the insulated layer, forming a metallic substance on an inner side of the groove and on another side of the insulated layer, and forming a first circuit pattern on at least one of one side of the insulated layer and the metallic substance formed on the groove by removing a portion of the first metal layer.
- the groove is formed on the insulated layer by way of a imprint process.
- the forming of the metallic substance can comprise printing a metal paste on an inner side of the groove and another side of the insulated layer and sintering the metal paste.
- the first metal layer can be treated by way of flash etching prior to the forming of the first circuit pattern.
- the metallic substance can be carbon-nanotube.
- the method of manufacturing the printed circuit board can further comprise forming a conductive bump on a portion of the first circuit pattern stacking an insulating material on the first circuit pattern such that the first circuit pattern is filled by the insulating material and the insulating material is penetrated by the conductive bump, stacking a second metal layer on the insulating material, and forming a second circuit pattern on the insulating material by removing a portion of the second metal layer.
- Another aspect of the invention provides a printed circuit board comprising an insulated layer with a groove formed thereon, a metallic substance formed on an inner side of the groove and on one side of the insulated layer and a first circuit pattern formed on at least one of another side of the insulated layer and the metallic substance formed on the groove.
- the described metallic substance can be carbon-nanotube.
- the printed circuit board above can further comprise a conductive bump formed on a portion of the first circuit pattern, an insulating material stacked on the first circuit pattern such that the first circuit pattern is filled by the insulating material and the insulating material is penetrated by the conductive bump, and a second circuit pattern formed on the insulating material.
- FIG. 1 is a flowchart illustrating a method of manufacturing a printed circuit board in accordance with a first embodiment of the present invention.
- FIG. 2 , FIG. 3 , FIG. 4 , FIG. 5 , FIG. 6 , FIG. 7 , FIG. 8 , FIG. 9 , FIG. 10 , and FIG. 11 are flowcharts illustrating a process of manufacturing a printed circuit pattern in accordance with a first embodiment of the present invention.
- FIG. 12 is a cross-sectional view illustrating a printed circuit board in accordance with a first embodiment of the present invention.
- FIG. 13 is a cross-sectional view illustrating a printed circuit board in accordance with a second embodiment of the present invention.
- FIG. 14 is a cross-sectional view illustrating a printed circuit board in accordance with a third embodiment of the present invention.
- FIG. 1 is a flowchart illustrating a method of manufacturing a printed circuit board in accordance with a first embodiment of the present invention.
- FIGS. 2 to 11 are flowcharts illustrating a process of manufacturing a printed circuit pattern in accordance with a first embodiment of the present invention. Illustrated in FIGS. 2 to 11 are an insulated layer 10 , a first metal layer 12 , a first circuit pattern 14 , a groove 16 , a stamp 18 , a metallic substance 20 , a conductive bump 30 , an insulating material 40 , a second metal layer 42 and a second circuit pattern 44 .
- a first embodiment of the present invention provides an insulated layer 10 that has a first metal layer 12 formed on one side thereof (S 100 ).
- the first metal layer 12 is made of a conductive metallic substance and can become a circuit pattern by removing a portion of the first metal layer in a process described later.
- the first metal layer can be formed on one side of the insulated layer 10 .
- a method of stacking the first metal layer on one side of the insulated layer can be performed. Also, a method of removing a metal layer formed on one side of a metal layered panel having metal layers formed on both sides can be performed.
- a groove 16 can be formed on the insulated layer 10 (S 200 ).
- the groove 16 can be formed on another side of the insulated layer 10 by way of a imprint process using the stamp 18 as illustrated in FIGS. 3 and 4 .
- the stamp 18 has a bossed pattern illustrated in FIG. 3 .
- the stamp can be pressed against one side of the insulated layer that is a semisolid substance and a nonconductive resin.
- the insulated layer 10 can have an depressed carving pattern formed thereon, and then the insulated layer 10 can be dehumidified.
- the insulated layer 10 can be penetrated by the groove 16 using the stamp 18 . Therefore, the first metal layer 12 formed on one side of the insulated layer 10 can be disposed to the outside through the groove 16 .
- a metallic substance 20 can fill an inner side of the groove 16 and form on another side of the insulated layer 10 as shown in FIG. 5 (S 300 ).
- the metallic substance 20 is for releasing heat generated from the print circuit board. That is, the metal substance 20 can be disposed in direct contact with the insulated layer 10 such that the heat generated in the print circuit board can be released more efficiently.
- a metallic paste can be printed on an inner side of the groove 16 and on another side of the insulated layer 10 (S 310 ).
- the metallic paste composing metallic particles will become the metallic substance 20 after hardening.
- the metallic paste can be printed by way of screen printing. Consequently, the printed metallic paste can fill the groove 16 and form on another side of the insulated layer 10 .
- the metallic paste filling the groove 16 and forming on another side of the insulated layer 10 can be sintered (S 320 ).
- a temperature of sintering can be ranged from 400° C. to 500° C.
- the metallic paste will become the metallic substance 20 after a process of sintering as illustrated in FIG. 5 . That is, the metallic substance 20 can be formed on an inside of the groove and another side of the insulated layer by way of screen printing and firing.
- the metallic substance 20 can be a carbon-nanotube (CNT).
- the metallic substance 20 for heat release can be formed by way of printing a carbon-nanotube paste on another side of the insulated layer 10 having the groove 16 formed thereon.
- the carbon-nanotube paste (CNT paste) can be used for both of single wall carbon-nanotube and multi wall carbon-nanotube.
- the metallic substance 20 being made of the most conductive carbon-nanotube thus can have a high efficiency of heat release.
- carbon-nanotube can be coupled to the first metal layer and the insulated layer 10 by way of sintering in accordance with the present invention, unlike a conventional method of attaching a heat sink by using prepreg, an electrical conductive adhesive and a nonconductive resin.
- the first metal layer 12 is flash etched (S 400 ).
- the first metal layer 12 is thinly etched after a process of sintering that hardens the metal paste.
- a temperature of sintering the metal paste can be ranged from 400° C. to 500° C. so that an oxidation development can occur on a surface of the first metal layer. Therefore, the oxidized surface of the first metal layer 12 needs to be removed by way of pickling. That is, a quality of the first metal layer 12 becoming a circuit pattern can be secured by way of flash etching that etches the surface of the first metal layer thinly.
- a first circuit pattern 14 is formed as shown in FIG. 7 (S 500 ).
- the first circuit pattern 14 can be formed by removing a portion of the first metal layer 12 .
- the first circuit pattern can be formed on one side of the insulated layer by removing a portion of the first metal layer formed on one side of the insulated layer 10 .
- a portion of a ground area can be also formed on the metallic substance 20 formed inside a groove 16 in accordance with the removed portion of the first metal layer 12 .
- the first circuit pattern 14 can be formed on at least one of the metallic substance formed inside the groove 16 and one side of the insulated layer 10 .
- a pad for signal transmission and the first circuit pattern 14 for a line can be formed not to be connected to the metallic substance, i.e. the carbon-nanotube (CNT) according to the present embodiment.
- the ground portion of the first circuit pattern 14 in which there is no danger of short circuit, can be connected to the metallic substance 20 for higher heat release.
- the highly heat-conductive metallic substance 20 i.e. the carbon-nanotube (CNT) for a heat sink, can be directly coupled to the insulated layer 10 and the first circuit pattern 14 . Therefore, the heat generated from the printed circuit board can be released efficiently.
- CNT carbon-nanotube
- a multi-layered printed circuit board can be manufactured by a process of stacking.
- a conductive bump 30 can be formed on a pad of the first circuit pattern 14 in FIG. 8 (S 600 ).
- the conductive bump 30 can be formed by way of printing a conductive paste on a portion of the circuit pattern.
- the conductive bump is for electrical conduction between circuit patterns interposed between insulating materials 40 .
- the conductive bump 30 can be made of a highly conductive material such as argentums (Ag) or cuprum (Cu).And then, as illustrated in FIG. 9 , the insulating material 40 can be stacked on the first circuit pattern 14 such that the first circuit pattern is surround by the insulating material.
- the insulating material 40 in a half-hardening state can be penetrated by a conductive bump 30 .
- the insulating material can be stacked on the first circuit pattern 14 such that the conductive bump 30 penetrates the insulating material and exposes to the outside.
- the insulating material fills up a gap in-between the first circuit patterns 14 . That is, a pitch between the first circuit patterns is fills with the insulating material 40 so that the first circuit pattern 14 can be surround with the insulating material 40 .
- the insulating material 40 in a half-hardening state becomes solid after the process of hardening and is for insulating the circuit patterns interposed in-between.
- a second metal layer 42 can be stacked on the insulating material 40 (S 800 ).
- the second metal layer 42 can be made of a conductive material and become a circuit pattern by removing a portion thereof.
- a second circuit pattern 44 can be formed on the insulating material 40 by removing a portion of the second metal layer 42 (S 900 ).
- a portion of the second metal layer 42 can be removed by etching the second metal layer 42 formed on the insulating material 40 selectively.
- the second metal layer 42 can be selectively etched by using an etching solution after forming an etching resist on the second metal layer 42 .
- the second circuit pattern 44 can be formed on the insulating material 40 by removing a portion of the second metal layer 42 .
- the first circuit pattern 14 and the second circuit pattern 44 can be respectively formed on both sides of the insulating material 40 . And, the first circuit pattern 14 and the second circuit pattern 44 can be electrically connected through the conductive bump 30 .
- a multi-layered printed circuit board having a high efficiency of heat release can be manufactured by coupling the metallic substance 20 , i.e. the carbon-nanotube (CNT) for a heat sink, directly to the insulated layer 10 and the first circuit pattern 14 .
- CNT carbon-nanotube
- FIG. 12 is a cross-sectional view of a printed circuit board in accordance with a first embodiment of the present invention
- FIG. 13 is a cross-sectional view of a printed circuit board in accordance with a second embodiment of the present invention
- FIG. 14 is a cross-sectional view of a printed circuit board in accordance with a third embodiment of the present invention.
- a first embodiment of the present invention provides a printed circuit board comprising an insulated layer 10 having a groove 16 formed therein, a metallic substance 20 forming on an inner side of the groove 16 and one side of the insulated layer 10 , and a first circuit pattern 14 forming on at least one of another side of the insulated layer and the metallic substance 20 formed on an inner side of the groove 16 .
- the insulated layer 10 becomes an insulating material or an insulation board of the printed circuit board, and the metallic substance 20 is directly coupled to the insulated layer 10 or the first circuit pattern 14 . Therefore, the metallic substance 20 can efficiently release heat generated from the printed circuit board. In other words, there is no junction layer interposed between the metallic substance 20 and the insulated layer 10 or the first circuit pattern so that heat transfer can occur more efficiently.
- the first circuit pattern 14 can be formed on at least one of another side of the insulated layer and the metallic substance 20 formed on an inner side of the groove 16 , which is already described above.
- the ground portion of the first circuit pattern 14 in which there is no danger of short circuit, can be connected to the metallic substance 20 for higher heat release.
- a first embodiment of the present invention provides a multi-layered printed circuit board comprising a conductive bump 30 formed on a portion of the first circuit pattern 14 , an insulating material 40 stacked on the first circuit pattern 14 such that the first circuit pattern 14 is surround with the insulating material, and a second circuit pattern 44 formed on the insulating material.
- a multi-layered circuit pattern can be formed by the method mentioned above.
- the first circuit pattern 14 and the second circuit pattern 44 can be electrically connected by the conductive bump 30 .
- the printed circuit board in accordance with the present embodiment has the metallic substance 20 , i.e. carbon-nanotube (CNT) as a heat sink, directly coupled to one side of the printed circuit board. That is, there is no junction layer interposed between the carbon-nanotube heat sink and the printed circuit board. Therefore, the carbon-nanotube heat sink can release heat generated in the printed circuit board or an electronic terminal 50 more efficiently to outside.
- CNT carbon-nanotube
- each of multi-layered circuit patterns can be electrically connected by a conductive bump 30 and a via 60 in FIG. 13 . That is, a first circuit pattern 14 and a second circuit pattern 44 are connected by the conductive bump 30 and the second circuit pattern 44 and a circuit pattern formed above it are connected by the via 60 as illustrated in FIG. 13 .
- multi-layered circuit patterns are electrically connected by a via 60 .
- the embodiments of the present invention as set forth above can provide the printed circuit board having a high efficiency of heat emission by disposing a heat sink in direct contact with a board and the method of manufacturing the printed circuit board.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Nanotechnology (AREA)
- Physics & Mathematics (AREA)
- Mathematical Physics (AREA)
- Theoretical Computer Science (AREA)
- Crystallography & Structural Chemistry (AREA)
- Structure Of Printed Boards (AREA)
- Manufacturing Of Printed Wiring (AREA)
Abstract
A printed circuit board and a method for manufacturing the printed circuit board are disclosed. The method can include; providing an insulated layer, in which a first metal layer is formed on one side of the insulated layer; forming a groove on the insulated layer; forming a metallic substance on an inner side of the groove and on another side of the insulated layer; and forming a first circuit pattern on at least one of one side of the insulated layer and the metallic substance formed on the groove by removing a portion of the first metal layer. The present invention provides the printed circuit board having a high efficiency of heat emission by disposing a heat sink in direct contact with a board and the method of manufacturing the printed circuit board.
Description
- This application claims the benefit of Korean Patent Application No. 10-2008-0060965 filed with the Korean Intellectual Property Office on Jun. 26, 2008, the disclosure of which is incorporated herein by reference in its entirety.
- 1. Technical Field
- The present invention relates to a printed circuit board and a method of manufacturing the printed circuit board.
- 2. Description of the Related Art
- Recently, the demands have increased for a printed circuit board being loaded with a number of passive components and multi-layered high density packages, spurred by trends towards providing electronic equipments in thinner and smaller shape.
- A printed circuit board may connect or support electronic devices according to a type of circuit deigns desired by a designer. As passive components and packages loaded on the printed circuit board are increasing, there will be more heat generated, and electricity will be consumed more. Thus, a quality of a printed circuit board may decrease. Therefore, there is a great demand for manufacturing of functional printed circuit boards being able to transfer heat to air flowing through heat sinks.
- According to the related art, methods of attachment for heat sinks to a printed circuit board, such as prepreg, electrical conductive adhesives and nonconductive resins, are used to connect metal heat sinks to hest releasing devices.
- However, a basic component of materials used for attachment mentioned above is mainly made of polymers, so that the heat transfer to the heat sinks may not be efficient enough.
- The invention provides a printed circuit board having a high efficiency of heat emission and a method of manufacturing the printed circuit board.
- An aspect of the invention provides a method of manufacturing a printed circuit board. The method can include providing an insulated layer, in which a first metal layer is formed on one side of the insulated layer, forming a groove on the insulated layer, forming a metallic substance on an inner side of the groove and on another side of the insulated layer, and forming a first circuit pattern on at least one of one side of the insulated layer and the metallic substance formed on the groove by removing a portion of the first metal layer.
- As presented above, the groove is formed on the insulated layer by way of a imprint process.
- The forming of the metallic substance can comprise printing a metal paste on an inner side of the groove and another side of the insulated layer and sintering the metal paste.
- And then, the first metal layer can be treated by way of flash etching prior to the forming of the first circuit pattern.
- The metallic substance can be carbon-nanotube. Meanwhile, the method of manufacturing the printed circuit board can further comprise forming a conductive bump on a portion of the first circuit pattern stacking an insulating material on the first circuit pattern such that the first circuit pattern is filled by the insulating material and the insulating material is penetrated by the conductive bump, stacking a second metal layer on the insulating material, and forming a second circuit pattern on the insulating material by removing a portion of the second metal layer.
- Another aspect of the invention provides a printed circuit board comprising an insulated layer with a groove formed thereon, a metallic substance formed on an inner side of the groove and on one side of the insulated layer and a first circuit pattern formed on at least one of another side of the insulated layer and the metallic substance formed on the groove.
- Again, the described metallic substance can be carbon-nanotube.
- Also, the printed circuit board above can further comprise a conductive bump formed on a portion of the first circuit pattern, an insulating material stacked on the first circuit pattern such that the first circuit pattern is filled by the insulating material and the insulating material is penetrated by the conductive bump, and a second circuit pattern formed on the insulating material.
- Additional aspects and advantages of the present invention will be set forth in part in the description which follows, and in part will be obvious from the description, or may be learned by practice of the invention.
-
FIG. 1 is a flowchart illustrating a method of manufacturing a printed circuit board in accordance with a first embodiment of the present invention. -
FIG. 2 ,FIG. 3 ,FIG. 4 ,FIG. 5 ,FIG. 6 ,FIG. 7 ,FIG. 8 ,FIG. 9 ,FIG. 10 , andFIG. 11 are flowcharts illustrating a process of manufacturing a printed circuit pattern in accordance with a first embodiment of the present invention. -
FIG. 12 is a cross-sectional view illustrating a printed circuit board in accordance with a first embodiment of the present invention. -
FIG. 13 is a cross-sectional view illustrating a printed circuit board in accordance with a second embodiment of the present invention. -
FIG. 14 is a cross-sectional view illustrating a printed circuit board in accordance with a third embodiment of the present invention. - As the invention allows for various changes and numerous embodiments, particular embodiments will be illustrated in the drawings and described in detail in the written description. However, this is not intended to limit the present invention to particular modes of practice, and it is to be appreciated that all changes, equivalents, and substitutes that do not depart from the spirit and technical scope of the present invention are encompassed in the present invention. In the description of the present invention, certain detailed explanations of related art are omitted when it is deemed that they may unnecessarily obscure the essence of the invention.
- While such terms as “first” and “second,” etc., may be used to describe various components, such components must not be limited to the above terms. The above terms are used only to distinguish one component from another. The terms used in the present specification are merely used to describe particular embodiments, and are not intended to limit the present invention. An expression used in the singular encompasses the expression of the plural, unless it has a clearly different meaning in the context. In the present specification, it is to be understood that the terms such as “including” or “having,” etc., are intended to indicate the existence of the features, numbers, steps, actions, components, parts, or combinations thereof disclosed in the specification, and are not intended to preclude the possibility that one or more other features, numbers, steps, actions, components, parts, or combinations thereof may exist or may be added.
- Embodiments of the present invention will be described below in detail with reference to the accompanying drawings. For better understanding overall in describing aspects of the present invention, the same reference numerals are used for the same means, regardless of the figure number.
- A printed circuit board and a method of manufacturing the printed circuit board according to certain embodiments of the present invention will be described below in more detail with reference to the accompanying drawings. Those components that are the same or are in correspondence are rendered the same reference numeral regardless of the figure number, and redundant explanations are omitted.
- A method of manufacturing a printed circuit board in accordance with a first embodiment of the present invention will be described below in detail with reference to the accompanying drawings.
-
FIG. 1 is a flowchart illustrating a method of manufacturing a printed circuit board in accordance with a first embodiment of the present invention.FIGS. 2 to 11 are flowcharts illustrating a process of manufacturing a printed circuit pattern in accordance with a first embodiment of the present invention. Illustrated inFIGS. 2 to 11 are aninsulated layer 10, afirst metal layer 12, afirst circuit pattern 14, agroove 16, astamp 18, ametallic substance 20, aconductive bump 30, aninsulating material 40, asecond metal layer 42 and asecond circuit pattern 44. - A first embodiment of the present invention, as illustrated in
FIG. 2 , provides aninsulated layer 10 that has afirst metal layer 12 formed on one side thereof (S100). Thefirst metal layer 12 is made of a conductive metallic substance and can become a circuit pattern by removing a portion of the first metal layer in a process described later. The first metal layer can be formed on one side of theinsulated layer 10. - In order to provide the
insulated layer 10 with thefirst metal layer 12 formed on one side thereof, a method of stacking the first metal layer on one side of the insulated layer can be performed. Also, a method of removing a metal layer formed on one side of a metal layered panel having metal layers formed on both sides can be performed. - As illustrated in
FIGS. 3 and 4 , agroove 16 can be formed on the insulated layer 10 (S200). According to a first embodiment of the present invention, thegroove 16 can be formed on another side of theinsulated layer 10 by way of a imprint process using thestamp 18 as illustrated inFIGS. 3 and 4 . Thestamp 18 has a bossed pattern illustrated inFIG. 3 . The stamp can be pressed against one side of the insulated layer that is a semisolid substance and a nonconductive resin. As illustrated inFIG. 4 , the insulatedlayer 10 can have an depressed carving pattern formed thereon, and then the insulatedlayer 10 can be dehumidified. - In this embodiment of the present invention, the
insulated layer 10 can be penetrated by thegroove 16 using thestamp 18. Therefore, thefirst metal layer 12 formed on one side of the insulatedlayer 10 can be disposed to the outside through thegroove 16. - Then, a
metallic substance 20 can fill an inner side of thegroove 16 and form on another side of theinsulated layer 10 as shown inFIG. 5 (S300). Here, themetallic substance 20 is for releasing heat generated from the print circuit board. That is, themetal substance 20 can be disposed in direct contact with theinsulated layer 10 such that the heat generated in the print circuit board can be released more efficiently. - In order to form the
metallic substance 20 in accordance with the present embodiment, a metallic paste can be printed on an inner side of thegroove 16 and on another side of the insulated layer 10 (S310). The metallic paste composing metallic particles will become themetallic substance 20 after hardening. The metallic paste can be printed by way of screen printing. Consequently, the printed metallic paste can fill thegroove 16 and form on another side of theinsulated layer 10. - And that, the metallic paste filling the
groove 16 and forming on another side of theinsulated layer 10 can be sintered (S320). A temperature of sintering can be ranged from 400° C. to 500° C. The metallic paste will become themetallic substance 20 after a process of sintering as illustrated inFIG. 5 . That is, themetallic substance 20 can be formed on an inside of the groove and another side of the insulated layer by way of screen printing and firing. - According to a first embodiment of the present invention, the
metallic substance 20 can be a carbon-nanotube (CNT). Themetallic substance 20 for heat release can be formed by way of printing a carbon-nanotube paste on another side of theinsulated layer 10 having thegroove 16 formed thereon. Here, the carbon-nanotube paste (CNT paste) can be used for both of single wall carbon-nanotube and multi wall carbon-nanotube. - In this embodiment, the
metallic substance 20 being made of the most conductive carbon-nanotube thus can have a high efficiency of heat release. - Furthermore, carbon-nanotube (CNT) can be coupled to the first metal layer and the
insulated layer 10 by way of sintering in accordance with the present invention, unlike a conventional method of attaching a heat sink by using prepreg, an electrical conductive adhesive and a nonconductive resin. - Next, as shown in
FIG. 6 , thefirst metal layer 12 is flash etched (S400). thefirst metal layer 12 is thinly etched after a process of sintering that hardens the metal paste. A temperature of sintering the metal paste can be ranged from 400° C. to 500° C. so that an oxidation development can occur on a surface of the first metal layer. Therefore, the oxidized surface of thefirst metal layer 12 needs to be removed by way of pickling. That is, a quality of thefirst metal layer 12 becoming a circuit pattern can be secured by way of flash etching that etches the surface of the first metal layer thinly. - After that, a
first circuit pattern 14 is formed as shown inFIG. 7 (S500). Thefirst circuit pattern 14 can be formed by removing a portion of thefirst metal layer 12. The first circuit pattern can be formed on one side of the insulated layer by removing a portion of the first metal layer formed on one side of theinsulated layer 10. As illustrated inFIG. 7 , a portion of a ground area can be also formed on themetallic substance 20 formed inside agroove 16 in accordance with the removed portion of thefirst metal layer 12. According to a first embodiment of the present invention, thefirst circuit pattern 14 can be formed on at least one of the metallic substance formed inside thegroove 16 and one side of theinsulated layer 10. - Here, for preventing short circuit, a pad for signal transmission and the
first circuit pattern 14 for a line can be formed not to be connected to the metallic substance, i.e. the carbon-nanotube (CNT) according to the present embodiment. Conversely, the ground portion of thefirst circuit pattern 14, in which there is no danger of short circuit, can be connected to themetallic substance 20 for higher heat release. - As set forth above, the highly heat-conductive
metallic substance 20, i.e. the carbon-nanotube (CNT) for a heat sink, can be directly coupled to theinsulated layer 10 and thefirst circuit pattern 14. Therefore, the heat generated from the printed circuit board can be released efficiently. - And then, as illustrated in
FIGS. 8 to 11 , a multi-layered printed circuit board can be manufactured by a process of stacking. - According to a first embodiment of the invention, a
conductive bump 30 can be formed on a pad of thefirst circuit pattern 14 inFIG. 8 (S600). Theconductive bump 30 can be formed by way of printing a conductive paste on a portion of the circuit pattern. The conductive bump is for electrical conduction between circuit patterns interposed between insulatingmaterials 40. For that reason, theconductive bump 30 can be made of a highly conductive material such as argentums (Ag) or cuprum (Cu).And then, as illustrated inFIG. 9 , the insulatingmaterial 40 can be stacked on thefirst circuit pattern 14 such that the first circuit pattern is surround by the insulating material. The insulatingmaterial 40 in a half-hardening state can be penetrated by aconductive bump 30. The insulating material can be stacked on thefirst circuit pattern 14 such that theconductive bump 30 penetrates the insulating material and exposes to the outside. Here, the insulating material fills up a gap in-between thefirst circuit patterns 14. That is, a pitch between the first circuit patterns is fills with the insulatingmaterial 40 so that thefirst circuit pattern 14 can be surround with the insulatingmaterial 40. The insulatingmaterial 40 in a half-hardening state becomes solid after the process of hardening and is for insulating the circuit patterns interposed in-between. - Next, as illustrated in
FIG. 10 , asecond metal layer 42 can be stacked on the insulating material 40 (S800). Thesecond metal layer 42 can be made of a conductive material and become a circuit pattern by removing a portion thereof. - And then, as shown in
FIG. 11 , asecond circuit pattern 44 can be formed on the insulatingmaterial 40 by removing a portion of the second metal layer 42 (S900). A portion of thesecond metal layer 42 can be removed by etching thesecond metal layer 42 formed on the insulatingmaterial 40 selectively. According to the present embodiment of the invention, thesecond metal layer 42 can be selectively etched by using an etching solution after forming an etching resist on thesecond metal layer 42. As shown inFIG. 11 , thesecond circuit pattern 44 can be formed on the insulatingmaterial 40 by removing a portion of thesecond metal layer 42. - As illustrated in
FIG. 11 , thefirst circuit pattern 14 and thesecond circuit pattern 44 can be respectively formed on both sides of the insulatingmaterial 40. And, thefirst circuit pattern 14 and thesecond circuit pattern 44 can be electrically connected through theconductive bump 30. According to a first embodiment of the present invention, a multi-layered printed circuit board having a high efficiency of heat release can be manufactured by coupling themetallic substance 20, i.e. the carbon-nanotube (CNT) for a heat sink, directly to theinsulated layer 10 and thefirst circuit pattern 14. - Referring to
FIGS. 12 to 14 , a printed circuit board will be described in accordance with certain embodiments of the present invention.FIG. 12 is a cross-sectional view of a printed circuit board in accordance with a first embodiment of the present invention,FIG. 13 is a cross-sectional view of a printed circuit board in accordance with a second embodiment of the present invention andFIG. 14 is a cross-sectional view of a printed circuit board in accordance with a third embodiment of the present invention. - As illustrated in
FIG. 12 , A first embodiment of the present invention provides a printed circuit board comprising aninsulated layer 10 having agroove 16 formed therein, ametallic substance 20 forming on an inner side of thegroove 16 and one side of theinsulated layer 10, and afirst circuit pattern 14 forming on at least one of another side of the insulated layer and themetallic substance 20 formed on an inner side of thegroove 16. - As set forth above, the
insulated layer 10 becomes an insulating material or an insulation board of the printed circuit board, and themetallic substance 20 is directly coupled to theinsulated layer 10 or thefirst circuit pattern 14. Therefore, themetallic substance 20 can efficiently release heat generated from the printed circuit board. In other words, there is no junction layer interposed between themetallic substance 20 and theinsulated layer 10 or the first circuit pattern so that heat transfer can occur more efficiently. - Again, the
first circuit pattern 14 can be formed on at least one of another side of the insulated layer and themetallic substance 20 formed on an inner side of thegroove 16, which is already described above. The ground portion of thefirst circuit pattern 14, in which there is no danger of short circuit, can be connected to themetallic substance 20 for higher heat release. - And, the
metallic substance 20 being made of the most conductive carbon-nanotube thus can have a high efficiency of heat release. A first embodiment of the present invention provides a multi-layered printed circuit board comprising aconductive bump 30 formed on a portion of thefirst circuit pattern 14, an insulatingmaterial 40 stacked on thefirst circuit pattern 14 such that thefirst circuit pattern 14 is surround with the insulating material, and asecond circuit pattern 44 formed on the insulating material. Likewise, a multi-layered circuit pattern can be formed by the method mentioned above. Here, thefirst circuit pattern 14 and thesecond circuit pattern 44 can be electrically connected by theconductive bump 30. - The printed circuit board in accordance with the present embodiment has the
metallic substance 20, i.e. carbon-nanotube (CNT) as a heat sink, directly coupled to one side of the printed circuit board. That is, there is no junction layer interposed between the carbon-nanotube heat sink and the printed circuit board. Therefore, the carbon-nanotube heat sink can release heat generated in the printed circuit board or anelectronic terminal 50 more efficiently to outside. - Next, according to a second embodiment of the present invention, each of multi-layered circuit patterns can be electrically connected by a
conductive bump 30 and a via 60 inFIG. 13 . That is, afirst circuit pattern 14 and asecond circuit pattern 44 are connected by theconductive bump 30 and thesecond circuit pattern 44 and a circuit pattern formed above it are connected by the via 60 as illustrated inFIG. 13 . - Meanwhile, according to a third embodiment of the present invention, multi-layered circuit patterns are electrically connected by a via 60.
- That is, in other words, methods of electrically connecting the multi-layered circuit patterns can be varied by an intention of design and way of manufacturing.
- The embodiments of the present invention as set forth above can provide the printed circuit board having a high efficiency of heat emission by disposing a heat sink in direct contact with a board and the method of manufacturing the printed circuit board.
- While the spirit of the invention has been described in detail with reference to particular embodiments, the embodiments are for illustrative purposes only and do not limit the invention. It is to be appreciated that those skilled in the art can change or modify the embodiments without departing from the scope and spirit of the invention. As such, many embodiments other than those set forth above can be found in the appended claims.
Claims (4)
1-6. (canceled)
7. A printed circuit board comprising:
an insulated layer with a groove formed thereon;
a metallic substance formed on an inner side of the groove and on one side of the insulated layer; and
a first circuit pattern formed on at least one of another side of the insulated layer and the metallic substance formed on the groove.
8. The printed circuit board of claim 7 , wherein the metallic substance is carbon-nanotube.
9. The printed circuit board of claim 7 , further comprising:
a conductive bump formed on a portion of the first circuit pattern;
an insulating material stacked on the first circuit pattern such that the first circuit pattern is filled by the insulating material and the insulating material is penetrated by the conductive bump; and
a second circuit pattern formed on the insulating material.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/422,909 US20120168205A1 (en) | 2008-06-26 | 2012-03-16 | Method of manufacturing a printed circuit board |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020080060965A KR100962369B1 (en) | 2008-06-26 | 2008-06-26 | Printed Circuit Board and Manufacturing Method Thereof |
KR10-2008-0060965 | 2008-06-26 | ||
US12/352,090 US8166647B2 (en) | 2008-06-26 | 2009-01-12 | Method of manufacturing a printed circuit board |
US13/422,909 US20120168205A1 (en) | 2008-06-26 | 2012-03-16 | Method of manufacturing a printed circuit board |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/352,090 Division US8166647B2 (en) | 2008-06-26 | 2009-01-12 | Method of manufacturing a printed circuit board |
Publications (1)
Publication Number | Publication Date |
---|---|
US20120168205A1 true US20120168205A1 (en) | 2012-07-05 |
Family
ID=41446029
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/352,090 Expired - Fee Related US8166647B2 (en) | 2008-06-26 | 2009-01-12 | Method of manufacturing a printed circuit board |
US13/422,909 Abandoned US20120168205A1 (en) | 2008-06-26 | 2012-03-16 | Method of manufacturing a printed circuit board |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/352,090 Expired - Fee Related US8166647B2 (en) | 2008-06-26 | 2009-01-12 | Method of manufacturing a printed circuit board |
Country Status (2)
Country | Link |
---|---|
US (2) | US8166647B2 (en) |
KR (1) | KR100962369B1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11291929B2 (en) | 2017-01-31 | 2022-04-05 | Cytiva Sweden Ab | Method and system for transferring separation resin |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101140429B1 (en) * | 2010-09-14 | 2012-04-30 | 삼성테크윈 주식회사 | Radiant heat circuit board and manufacturing method thereof |
US20130143079A1 (en) * | 2011-12-02 | 2013-06-06 | Golden Crown New Energy (Hk) Limited | Battery system with heat-dissipation improvement and connecting circuit arrangement |
KR101895416B1 (en) * | 2011-12-23 | 2018-09-06 | 엘지이노텍 주식회사 | Print circuit board substrate and method ofmanufacturing the same |
KR102565119B1 (en) * | 2016-08-25 | 2023-08-08 | 삼성전기주식회사 | Electronic component embedded substrate and manufacturing method threrof |
WO2020158151A1 (en) * | 2019-01-31 | 2020-08-06 | 株式会社村田製作所 | Multilayer wiring substrate |
Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0541471A (en) * | 1991-08-07 | 1993-02-19 | Hitachi Ltd | Semiconductor integrated circuit device |
US5600103A (en) * | 1993-04-16 | 1997-02-04 | Kabushiki Kaisha Toshiba | Circuit devices and fabrication method of the same |
US6329610B1 (en) * | 1997-06-03 | 2001-12-11 | Kabushiki Kaisha Toshiba | Hybrid wiring board, semiconductor apparatus, flexible substrate, and fabrication method of hybrid wiring board |
JP2002110874A (en) * | 2000-09-29 | 2002-04-12 | Edl:Kk | Heat sink and its producing method |
US6690583B1 (en) * | 1999-05-19 | 2004-02-10 | Telefonaktiebolaget Lm Ericsson (Publ) | Carrier for electronic components |
US20050039948A1 (en) * | 1999-06-02 | 2005-02-24 | Motoo Asai | Multi-layer printed circuit board and method of manufacturing multi-layer printed circuit board |
US20060115931A1 (en) * | 2004-11-26 | 2006-06-01 | Phoenix Precision Technology Corporation | Semiconductor package substrate with embedded chip and fabrication method thereof |
US20070052086A1 (en) * | 2004-05-17 | 2007-03-08 | Shinko Electric Industries Co., Ltd. | Electronic parts and method of manufacturing electronic parts packaging structure |
US20070158584A1 (en) * | 2005-11-11 | 2007-07-12 | Hon Hai Precision Industry Co., Ltd. | Heat sink with carbon nanotubes and method for manufacturing the same |
US20080006936A1 (en) * | 2006-07-10 | 2008-01-10 | Shih-Ping Hsu | Superfine-circuit semiconductor package structure |
US7396700B2 (en) * | 2003-08-28 | 2008-07-08 | Phoenix Precision Technology Corporation | Method for fabricating thermally enhanced semiconductor device |
US7622183B2 (en) * | 1998-02-26 | 2009-11-24 | Ibiden Co., Ltd. | Multilayer printed wiring board with filled viahole structure |
US7880296B2 (en) * | 2007-03-09 | 2011-02-01 | Unimicron Technology Corp. | Chip carrier structure having semiconductor chip embedded therein and metal layer formed thereon |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH06169175A (en) * | 1992-11-30 | 1994-06-14 | Nec Corp | Multilayer printed wiring board and manufacturing method thereof |
JPH07142819A (en) | 1993-11-12 | 1995-06-02 | Dainippon Printing Co Ltd | One-piece printed wiring board molded product |
JP3587884B2 (en) * | 1994-07-21 | 2004-11-10 | 富士通株式会社 | Method for manufacturing multilayer circuit board |
JP2003204140A (en) | 2002-01-10 | 2003-07-18 | Sony Corp | Manufacturing method for wiring board and multilayered wiring board, and multilayfred wiring board |
KR100796522B1 (en) | 2006-09-05 | 2008-01-21 | 삼성전기주식회사 | Manufacturing method of imbedded pcb |
KR100787089B1 (en) * | 2006-12-05 | 2007-12-21 | 엘지마이크론 주식회사 | Radiant heat circuit substrate and method for manufacturing thereof |
KR100969435B1 (en) * | 2008-05-23 | 2010-07-14 | 삼성전기주식회사 | A printed circuit board comprising a optical waveguide and method for manufacturing the same |
-
2008
- 2008-06-26 KR KR1020080060965A patent/KR100962369B1/en not_active IP Right Cessation
-
2009
- 2009-01-12 US US12/352,090 patent/US8166647B2/en not_active Expired - Fee Related
-
2012
- 2012-03-16 US US13/422,909 patent/US20120168205A1/en not_active Abandoned
Patent Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0541471A (en) * | 1991-08-07 | 1993-02-19 | Hitachi Ltd | Semiconductor integrated circuit device |
US5600103A (en) * | 1993-04-16 | 1997-02-04 | Kabushiki Kaisha Toshiba | Circuit devices and fabrication method of the same |
US6329610B1 (en) * | 1997-06-03 | 2001-12-11 | Kabushiki Kaisha Toshiba | Hybrid wiring board, semiconductor apparatus, flexible substrate, and fabrication method of hybrid wiring board |
US7622183B2 (en) * | 1998-02-26 | 2009-11-24 | Ibiden Co., Ltd. | Multilayer printed wiring board with filled viahole structure |
US6690583B1 (en) * | 1999-05-19 | 2004-02-10 | Telefonaktiebolaget Lm Ericsson (Publ) | Carrier for electronic components |
US20050039948A1 (en) * | 1999-06-02 | 2005-02-24 | Motoo Asai | Multi-layer printed circuit board and method of manufacturing multi-layer printed circuit board |
JP2002110874A (en) * | 2000-09-29 | 2002-04-12 | Edl:Kk | Heat sink and its producing method |
US7396700B2 (en) * | 2003-08-28 | 2008-07-08 | Phoenix Precision Technology Corporation | Method for fabricating thermally enhanced semiconductor device |
US20070052086A1 (en) * | 2004-05-17 | 2007-03-08 | Shinko Electric Industries Co., Ltd. | Electronic parts and method of manufacturing electronic parts packaging structure |
US20060115931A1 (en) * | 2004-11-26 | 2006-06-01 | Phoenix Precision Technology Corporation | Semiconductor package substrate with embedded chip and fabrication method thereof |
US20070158584A1 (en) * | 2005-11-11 | 2007-07-12 | Hon Hai Precision Industry Co., Ltd. | Heat sink with carbon nanotubes and method for manufacturing the same |
US20080006936A1 (en) * | 2006-07-10 | 2008-01-10 | Shih-Ping Hsu | Superfine-circuit semiconductor package structure |
US7880296B2 (en) * | 2007-03-09 | 2011-02-01 | Unimicron Technology Corp. | Chip carrier structure having semiconductor chip embedded therein and metal layer formed thereon |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11291929B2 (en) | 2017-01-31 | 2022-04-05 | Cytiva Sweden Ab | Method and system for transferring separation resin |
Also Published As
Publication number | Publication date |
---|---|
KR20100001157A (en) | 2010-01-06 |
US8166647B2 (en) | 2012-05-01 |
KR100962369B1 (en) | 2010-06-10 |
US20090321109A1 (en) | 2009-12-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN101299908B (en) | Method for manufacturing printed circuit board having embedded component | |
US20120168205A1 (en) | Method of manufacturing a printed circuit board | |
JP2010103548A (en) | Printed circuit substrate with built-in electronic device, and manufacturing method therefor | |
JP2006332449A (en) | Multilayer printed wiring board and method for manufacturing the same | |
KR101049678B1 (en) | Heat spreading printed-circuit-board and method fabricating the same | |
JP2006165299A (en) | Method of manufacturing printed circuit board | |
US7728234B2 (en) | Coreless thin substrate with embedded circuits in dielectric layers and method for manufacturing the same | |
TW201429326A (en) | Printed circuit board with burried element and method for manufacture same and package structure | |
JP2010062199A (en) | Circuit board | |
JP2009111331A (en) | Printed-circuit substrate and manufacturing method therefor | |
JP2007335675A (en) | Power supply and method for manufacturing power supply | |
JP4598140B2 (en) | Component built-in wiring board, method of manufacturing component built-in wiring board | |
KR100757907B1 (en) | Pcb and method of manufacturing thereof | |
KR102691326B1 (en) | Printed circuit board and package | |
KR20200061749A (en) | Printed Circuit Board and manufacturing method for the same | |
JP3862454B2 (en) | Metal-based multilayer circuit board | |
JP7031955B2 (en) | Circuit board manufacturing method | |
KR100657406B1 (en) | Manufacturing multi-layer pcb | |
KR100796981B1 (en) | Method for manufacturing printed circuit board | |
JP2005285945A (en) | Electric conductive path formation method | |
JP2008181914A (en) | Multilayer printed-wiring board and manufacturing method thereof | |
US20120043121A1 (en) | Printed circuit board and method of manufacturing the same | |
US20120132464A1 (en) | Method for manufacturing printed wiring board, printed wiring board, and electronic device | |
JP6258805B2 (en) | Wiring board | |
JP7018967B2 (en) | Heat dissipation board and its manufacturing method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |