US20110240352A1 - Printed circuit board and method of fabricating printed circuit board - Google Patents
Printed circuit board and method of fabricating printed circuit board Download PDFInfo
- Publication number
- US20110240352A1 US20110240352A1 US13/071,678 US201113071678A US2011240352A1 US 20110240352 A1 US20110240352 A1 US 20110240352A1 US 201113071678 A US201113071678 A US 201113071678A US 2011240352 A1 US2011240352 A1 US 2011240352A1
- Authority
- US
- United States
- Prior art keywords
- circuit board
- printed circuit
- resin layer
- mounting
- mounting pads
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/3452—Solder masks
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/22—Secondary treatment of printed circuits
- H05K3/225—Correcting or repairing of printed circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/303—Surface mounted components, e.g. affixing before soldering, aligning means, spacing means
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/341—Surface mounted components
- H05K3/3431—Leadless components
- H05K3/3436—Leadless components having an array of bottom contacts, e.g. pad grid array or ball grid array components
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/01—Dielectrics
- H05K2201/0104—Properties and characteristics in general
- H05K2201/0129—Thermoplastic polymer, e.g. auto-adhesive layer; Shaping of thermoplastic polymer
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/05—Patterning and lithography; Masks; Details of resist
- H05K2203/0562—Details of resist
- H05K2203/0574—Stacked resist layers used for different processes
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/05—Patterning and lithography; Masks; Details of resist
- H05K2203/0562—Details of resist
- H05K2203/0588—Second resist used as pattern over first resist
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/17—Post-manufacturing processes
- H05K2203/176—Removing, replacing or disconnecting component; Easily removable component
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
- Y02P70/50—Manufacturing or production processes characterised by the final manufactured product
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
- Y10T29/49144—Assembling to base an electrical component, e.g., capacitor, etc. by metal fusion
Definitions
- the first reinforcement resin layer 30 containing a thermoplastic resin is a layer in a dry state or at least a half-cured state.
- the first reinforcement resin layer 30 may include either a thermoplastic resin or a thermosetting resin.
- the first reinforcement resin later 30 may have a thermosetting property.
- the first reinforcement resin layer 30 Prior to mounting of the semiconductor packages 14 a and 14 b on the printed circuit board 13 , the first reinforcement resin layer 30 may be in any suitable state as long as it is in a non-liquid state for preventing mixture with a solder paste to be printed.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Electric Connection Of Electric Components To Printed Circuits (AREA)
- Non-Metallic Protective Coatings For Printed Circuits (AREA)
Abstract
A printed circuit board includes a printed circuit board body and a resin layer. The printed circuit board body includes a plurality of mounting pads. The resin layer, containing a thermoplastic resin, is formed on the surface of the printed circuit board body. The resin layer includes a plurality of holes disposed to be aligned with the positions of the mounting pads on a one-to-one basis for exposing the mounting pads therethrough. In a method of fabricating the printed circuit board, the resin layer is formed atop the printed circuit board body.
Description
- This application is based upon and claims the benefit of priority of the prior Japanese Patent Application No. 2010-079159, filed on Mar. 30, 2010, the entire contents of which are incorporated herein by reference.
- The present invention relates to a printed circuit board that electronic components have not been mounted and a method of fabricating the printed circuit board.
- In the recent portable electronic devices (the mobile phones, the laptop personal computers and etc.), a reinforcement resin called “underfill” is applied to clearances between electronic components and a printed circuit board for reinforcing joints between the electronic components and the printed circuit board. Reinforcement is herein executed for preventing the joint portions of the electronic components from being destroyed by large impact, for instance, applied when the portable electronic devices fall down. A thermosetting adhesive material (e.g., an epoxy resin with a high adhesive strength) is used as the above reinforcement resin.
- On the other hand, a resin formed by blending a thermosetting adhesive material and a thermoplastic adhesive material may be used as the reinforcement resin to be used as the underfill for repairing the electronic components when there is something wrong with either the electronic components themselves or the joints of the electronic components to the printed circuit board.
- Japan Laid-open Patent Application Publication No. JP-A-2001-007488 discusses one of the currently well-known semiconductor device mounting structures for mounting a semiconductor device having protruded electrodes on a circuit board having contact pads corresponding to the protruded electrodes. In the semiconductor device mounting structure, a first resin having a thermoplastic property is disposed on an inner region surrounded by the contact pads. Further, a second rein, which contains a filler and has a thermosetting property, is disposed in an outer region arranged outside of the inner region while being interposed between the semiconductor device and the circuit board.
- According to the aforementioned semiconductor device mounting structure, the first resin having a thermoplastic property is disposed in the inner region surrounded by the contact pads whereas the second resin, which contains a filler and has a thermosetting property, is interposed between the semiconductor device and the circuit board. Therefore, the aforementioned publication discusses the following working effects. Simply put, the semiconductor device is allowed to be easily repaired. Further, highly reliable connection is achieved due to the adhesive strength of the second resin. Yet further, thermal stress is relieved in the contact portion.
- However, a problem is produced when the aforementioned semiconductor device mounting structure is applied to a semiconductor package provided with a plurality of solder bumps disposed at predetermined intervals, such as a BGA (Ball Grid Array). Simply put, a solder paste and the first resin may be mixed with each other. Mixture of solder bumps and the resin is not preferable in that an unnecessary resin is mixed with electric contact portions made of a solder, which causes a negative impact on the quality of the semiconductor package.
- Further, it is not preferable in that the number of operational steps is increased in a mounting operation for mounting a semiconductor device having the aforementioned mounting structure on a circuit board due to an additional step of applying the first resin to the mounting surface of the semiconductor device.
- According to an aspect of the present invention, a printed circuit board includes: a printed circuit board body including a plurality of mounting pads; and a resin layer including a thermoplastic resin to be formed on a surface of the printed circuit board body. Further, the resin layer includes a plurality of holes disposed to be aligned with positions of the mounting pads on a one-to-one basis for exposing the respective mounting pads therethrough.
- According to another aspect of the present invention, a printed circuit board includes: a printed circuit board body including a plurality of mounting pads; and a resin layer of a B-staged state to be formed on a surface of the printed circuit board body. Further, the resin layer includes a plurality of holes disposed to be aligned with the mounting pads on a one-to-one basis for exposing the respective mounting pads therethrough.
- According to yet another aspect of the present invention, a method of fabricating a printed circuit board includes: fabricating a printed circuit board body including a plurality of mounting pads; and forming on a surface of the printed circuit board body either a resin layer containing a thermoplastic resin or a resin layer of a B-staged state that includes a plurality of holes disposed to be aligned with positions of the mounting pads on a one-to-one basis for exposing the respective mounting pads therethrough.
- The object and advantages of the invention will be realized and attained by means of the elements and combinations particularly pointed out in the claims.
- It is to be understood that both the foregoing general description and the following detailed description are exemplary and explanatory and are not restrictive of the invention, as claimed.
- Referring now to the attached drawings which form a part of this original disclosure:
-
FIG. 1 is a diagram illustrating an exemplary portable electronic device having a printed circuit board unit of exemplary embodiments of the present invention embedded therein; -
FIG. 2 is a plan view of an exemplary printed circuit board of a first exemplary embodiment; -
FIG. 3 is a cross-sectional view of the printed circuit board illustrated inFIG. 2 ; -
FIG. 4 is a diagram illustrating a semiconductor package mounted on the printed circuit board illustrated inFIG. 2 ; -
FIG. 5 is a plan view of an exemplary printed circuit board of a second exemplary embodiment; -
FIG. 6 is a diagram illustrating a semiconductor package mounted on the printed circuit board illustrated inFIG. 5 ; -
FIG. 7 is an enlarged fragmental plan view of an exemplary printed circuit board of a third exemplary embodiment; -
FIG. 8 is an enlarged fragmental plan view of an exemplary printed circuit board of a fourth exemplary embodiment; -
FIG. 9A is an enlarged fragmental plan view of another exemplary printed circuit board of the fourth exemplary embodiment; -
FIG. 9B is a cross-sectional view of the printed circuit board along a line X-X′ illustrated inFIG. 9A . -
FIG. 10A is an enlarged fragmental plan view of yet another exemplary printed circuit board of the fourth exemplary embodiment; -
FIG. 10B is a cross-sectional view of the printed circuit board illustrated inFIG. 10A , which is sectioned along a line X-X′; -
FIG. 11A is a flowchart representing an exemplary flow in a method of fabricating a printed circuit board of the present exemplary embodiments; -
FIG. 11B is a flowchart representing another exemplary flow in the method of fabricating a printed circuit board of the present exemplary embodiments; and -
FIG. 11C is a flowchart representing yet another exemplary flow in the method of fabricating a printed circuit board of the present exemplary embodiments; - A printed circuit board and a method of fabricating a printed circuit board of the present invention will be hereinafter explained.
- (Printed Circuit Board Unit)
-
FIG. 1 is a schematic diagram of an internal configuration of a portableelectronic device 20 including a printedcircuit board unit 10 that electronic components are mounted on a printed circuit board. Input operation units such as a keyboard and a mouse/touchpad are detached from the portableelectronic device 20 illustrated inFIG. 1 . The portableelectronic device 20 includesunits 22 and 24 (a battery unit, a wireless transceiver unit, and etc.) and adisplay 26 in addition to the printedcircuit board unit 10 including a CPU and the like. - (First Exemplary Embodiment Printed Circuit Board)
-
FIG. 2 is a plan view of a printedcircuit board 13 according to a first exemplary embodiment of the present invention.FIG. 3 is a cross-sectional view of the printedcircuit board 13 along a line X-X′ illustrated inFIG. 2 . - The printed
circuit board 13 includes a printedcircuit board body 12, a solder resistlayer 28 disposed on the printedcircuit board body 12 and a firstreinforcement resin layer 30. - The printed
circuit board unit 10 is fabricated by mounting a plurality of electronic components (i.e., semiconductor packages 14 a, 14 b, 14 c, 14 d and 14 e) on a surface of a printedcircuit board 13. The semiconductor packages 14 a and 14 b, amongst the semiconductor packages 14 a, 14 b, 14 c, 14 d and 14 e, respectively include a plurality of ball shaped solder joint portions (solder bumps) arranged at predetermined intervals on the surface thereof faced to the printedcircuit board 13. Each solder contact portion is soldered and electrically connected to a corresponding one of mountingpads 17 of the printedcircuit board 13 as a connection terminal of thesemiconductor package 14 a (14 b). For example, the semiconductor packages 14 a and 14 b employs BGA (Ball Grid Array). The semiconductor packages 14 a and 14 b may employ be LGA (Land Grid Array), CSP (Chip Size Package) or the like. Therefore, the solder contact portions of thesemiconductor package 14 a (14 b) are positioned between the body of thesemiconductor package 14 a (14 b) and the printedcircuit board 13. Connection terminals of the semiconductor packages 14 c to 14 e (not illustrated in the figures) are also connected to the corresponding mounting pads disposed on the printedcircuit board 13. - The printed
circuit board 13 will be hereinafter explained. Components to be mounted on the printedcircuit board 13 are not herein limited to the semiconductor packages. For example, the components may be electronic components such as the passive devices and the active devices. - As explained below, the first
reinforcement resin layer 30 is preliminarily formed in prospective mounting regions for the semiconductor packages 14 a and 14 b on the aforementioned printedcircuit board 13. The firstreinforcement resin layer 30 is disposed for reinforcing soldering of the semiconductor packages 14 a and 14 b to an extent that soldering of the semiconductor packages 14 a and 14 b can be sufficiently maintained even if large stress or impact is applied to thesemiconductor electronic device 20 falls down to the floor or receives external pressure. - As illustrated in
FIG. 3 , the printedcircuit board 13 has a structure that the solder resistlayer 28 is disposed atop the printedcircuit board body 12 and the firstreinforcement resin layer 30 is disposed atop a partial region of the solder resistlayer 28. - The printed
circuit board body 12 may be a build-up substrate, a flexible substrate or the like. The build-up substrate herein has a structure that a plurality of wiring layers is laminated on a core substrate (either a dielectric substrate or a single- or multi-layer laminated substrate using a glass fiber or a resin) while an insulator sheet (an epoxy resin sheet, a polyimide resin sheet, or the like) is interposed between every adjacent wiring layers. The printedcircuit board body 12 includes a plurality of the mountingpads 17 in prospective mounting regions for the semiconductor packages 14 a and 14 b on the mounting surface thereof. - The solder resist
layer 28 is a thermosetting resin layer disposed for preventing a solder from being attached to regions exempted from soldering on the printedcircuit board body 12. The solder resistlayer 28 includes a plurality of holes for exposing the mountingpads 17 to be soldered therethrough on a one-to-one basis. For example, a thermosetting epoxy resin is used as the solder resistlayer 28. The firstreinforcement resin layer 30 is laminated atop a partial region of the solder resistlayer 28. - The first
reinforcement resin layer 30 is a resin layer containing a thermoplastic resin. The firstreinforcement resin layer 30 is herein in a dry state or at least in a half-cured state. As illustrated inFIG. 3 , the firstreinforcement resin layer 30 further includes a plurality of throughholes 31 for exposing the mountingpads 17 therethrough on a one-to-one basis. In other words, the throughholes 31 are respectively disposed to be aligned with the positions of the mountingpads 17. - The through holes 31 are herein disposed to be aligned with the mounting
pads 17 for preventing a negative impact on conductivity or performance of thesemiconductor package 14 a (14 b) due to the resin incorporated as an impure substance into the joint portions between the solder bumps 16 and the mountingpads 17 when thesemiconductor package 14 a (14 b) is mounted on the printedcircuit board 13. - The first
reinforcement resin layer 30 is disposed in a part of the prospective mounting region for thesemiconductor package 14 a (14 b). As illustrated inFIG. 2 , the firstreinforcement resin layer 30 is specifically disposed in the inner portions of the prospective mounting regions for the semiconductor packages 14 a and 14 b (i.e., regions respectively enclosed by dotted lines inFIG. 2 ) and away from the edge portions of the prospective mounting regions. - The first
reinforcement resin layer 30 preferably has any suitable thickness for producing a height of 150 μm or less from the mountingpad 17 to the top surface of the firstreinforcement resin layer 30. The height from the mountingpads 17 to the semiconductor packages 14 a and 14 b to be mounted on the printedcircuit board 13 by means of soldering (hereinafter referred to as “mounting height”) is preliminarily determined. The height from the mountingpads 17 to the top surface of the firstreinforcement resin layer 30 is preferably set to be lower than the mounting height. The mounting height is roughly 150 μm. The height of 150 μm or less from the mountingpads 17 to the top surface of the firstreinforcement resin layer 30 allows to make a clearance between the firstreinforcement resin layer 30 and the mounting surfaces of the semiconductor packages 14 a and 14 b to be mounted on the printedcircuit board 13. Joint can be further reinforced between thesemiconductor package 14 a (14 b) and the printedcircuit board 13 by filling the clearance with a secondreinforcement resin layer 32 to be described (seeFIG. 4 ). The secondreinforcement resin layer 32 contains a thermosetting resin with a high adhesive strength. -
FIG. 4 is a cross-sectional view illustrating thesemiconductor package 14 a mounted on the printedcircuit board 13 illustrated inFIG. 3 . Thesemiconductor package 14 b is also mounted on the printedcircuit board 13 in the same way as illustrated inFIG. 4 . - As described above, the first
reinforcement resin layer 30 is thermoplastic resin. When the firstreinforcement resin layer 30 is heated, its adhesive strength is reduced and its adhesive property is deteriorated. Thesemiconductor package 14 a can be easily removed from the printedcircuit board 13 by breaking the secondreinforcement resin layer 32 containing a thermosetting resin and simultaneously peeling thesemiconductor package 14 a from the printedcircuit board 13. - On the other hand, the entire surface of the
semiconductor package 14 a, excluding the solder bumps 16, makes contact with the secondreinforcement resin layer 32 having a high adhesive strength, as illustrated inFIG. 4 . Joint is thereby reinforced between thesemiconductor package 14 a and the printedcircuit board 13 through the secondreinforcement resin layer 32. Consequently, joint can be sufficiently reinforced between thesemiconductor package 14 a and the printedcircuit board 13, while the printedcircuit board 13 allows thesemiconductor package 14 a to be repaired. - Therefore, the height from the mounting
pad 17 to the top surface of the firstreinforcement resin layer 30 is preferably 150 μm or less for actually laminating the firstreinforcement resin layer 30 and the secondreinforcement resin layer 32. The configuration allows a clearance to be made between the firstreinforcement resin layer 30 and the mounting surface of thesemiconductor package 14 a to be mounted on the printedcircuit board 13. - Further, preparation of the printed
circuit board 13 illustrated inFIG. 3 reduces the number of operational steps for mounting thesemiconductor package 14 a on the printedcircuit board 13 and achieves efficient mounting of thesemiconductor package 14 a on the printedcircuit board 13. - (Second Exemplary Embodiment Printed Circuit Board)
FIGS. 5 and 6 are diagrams illustrating the printedcircuit board 13 of a second exemplary embodiment.FIG. 5 is a plan view of the printedcircuit board 13 of the second exemplary embodiment.FIG. 6 is a cross-sectional view of the printedcircuit board 13 along a line X-X′ illustrated inFIG. 5 , on which thesemiconductor package 14 a is mounted. - Similarly to the printed
circuit board 13 of the first exemplary embodiment, the printedcircuit board 13 of the second exemplary embodiment has a structure that the solder resistlayer 28 is disposed atop the printedcircuit board body 12 and the firstreinforcement resin layer 30 is disposed atop a partial region of the solder resistlayer 28. - The second exemplary embodiment is different from the first exemplary embodiment regarding regions for disposing the first
reinforcement resin layer 30. As illustrated inFIG. 5 , the firstreinforcement resin layer 30 is disposed on the entire surface of the prospective mounting regions for the semiconductor packages 14 a and 14 b. The firstreinforcement resin layer 30 includes a plurality of through holes formed to be aligned with the positions of therespective mounting pads 17. Therespective mounting pads 17 are exposed through the through holes on a one-to-one basis. Further, the thickness of the firstreinforcement resin layer 30 is herein greater than that of the firstreinforcement resin layer 30 of the first exemplary embodiment. As illustrated inFIG. 6 , the top surface of the firstreinforcement resin layer 30 makes contact with the mounting surface of thesemiconductor package layer 14 a when thesemiconductor package 14 a is mounted on the printedcircuit board 13. Therefore, the secondreinforcement resin layer 32, used in the first exemplary embodiment, is not used in the second exemplary embodiment. - As described above, joint can be reinforced between the
semiconductor package 14 a and the printedcircuit board 13 using the firstreinforcement resin layer 30 without using the secondreinforcement resin layer 32 having a high adhesive strength. In this case, however, it is preferable to use, as the resin of the firstreinforcement resin layer 30, such a type of resin that has a thermoplastic property and contains a thermosetting resin. Further, for the semiconductor packages 14 a to be mounted on the printedcircuit board 13 of the second exemplary embodiment, such types of semiconductor packages that have low mass and are mounted on regions less subjected to stress or impact are preferably applied. - The printed
circuit board 13 of the second exemplary embodiment also allows thesemiconductor package 14 a to be repaired. Further, joint can be reinforced between thesemiconductor package 14 a and the printedcircuit board 13. - Further, preparation of the printed
circuit board 13 of the second exemplary embodiment reduces the number of operational steps for mounting thesemiconductor package 14 a on the printedcircuit board 13 and achieves efficient mounting of thesemiconductor package 14 a on the printedcircuit board 13. - (Third Exemplary Embodiment Printed Circuit Board)
-
FIG. 7 is a plan view illustrating a prospective mounting area for thesemiconductor package 14 a and the periphery thereof on the printedcircuit board 13 of the third exemplary embodiment. - Similarly to the printed
circuit board 13 of the first exemplary embodiment, the printedcircuit board 13 of the third exemplary embodiment has a structure that the solder resistlayer 28 is disposed atop the printedcircuit board body 12 and the firstreinforcement resin layer 30, containing a thermoplastic resin, is disposed atop a partial region of the solder resistlayer 28. A plurality of the mountingpads 17 of the printedcircuit board 13 are exposed through a plurality of holes formed in the solder resistlayer 28. In the regions where the firstreinforcement resin layer 30 is disposed, therespective mounting pads 17 are exposed through the holes formed in the solder resistlayer 28 and a plurality of the through holes formed in the firstreinforcement resin layer 30 on a one-to-one basis. - The third exemplary embodiment is herein different from the first exemplary embodiment regarding the regions where the first
reinforcement resin layer 30 is disposed. - The
semiconductor package 14 a having a semiconductor chip configured to be mounted on the printedcircuit board 13 illustrated inFIG. 7 . A dotted line A inFIG. 7 indicates a region of the printedcircuit board 13 where the semiconductor chip is positioned in mounting thesemiconductor package 14 a on the printed circuit board 13 (hereinafter referred to as “a prospective region for the semiconductor chip”). Further, a dotted line B inFIG. 7 indicates a prospective mounting region for thesemiconductor package 14 a on the printedcircuit board 13. - The first
reinforcement resin layer 30 includes four trapezoid portions. The trapezoid portions are disposed on the outside of the prospective region for the semiconductor chip away from an edge portion of the prospective region. In other words, the firstreinforcement resin layer 30 is disposed in a region sandwiched between the edge portion of the prospective region for the semiconductor chip (i.e., the region enclosed by the dotted line A) and an edge portion of the prospective mounting region for thesemiconductor package 14 a (i.e., the region enclosed by the dotted line B). Further, the four portions of the firstreinforcement resin layer 30 are in four regions partitioned by two diagonals of the rectangular prospective mounting region for thesemiconductor package 14 a and away from the diagonals. - The first
reinforcement resin layer 30 is preferably set to have any suitable thickness for producing a height of 150 μm or less from the mountingpad 17 to the top surface of the firstreinforcement resin layer 30. A clearance can be made between the firstreinforcement resin layer 30 and the mounting surface of thesemiconductor package 14 a to be mounted on the printedcircuit board 13 by setting the thickness of the firstreinforcement resin layer 30 such that the height from the mountingpad 17 to the top surface of the firstreinforcement resin layer 30 may be 150 μm or less. As explained in the first exemplary embodiment, it is herein possible to form a multilayer adhesive layer that the secondreinforcement resin layer 32 is disposed atop the firstreinforcement resin layer 30 when the secondreinforcement resin layer 32, having an adhesive strength greater than that of the firstreinforcement resin layer 30, is provided in the clearance. Consequently, the mounting surface of thesemiconductor package 14 a is allowed to make contact with the secondreinforcement resin layer 32 in both of the regions where the firstreinforcement resin layer 30 is disposed and the remaining region where the firstreinforcement resin layer 30 is not disposed. - As described above, the first
reinforcement resin layer 30 contains a thermoplastic resin. When the firstreinforcement resin layer 30 is heated, its adhesive strength is reduced and its adhesive property is deteriorated. The firstreinforcement resin layer 30 is thereby allowed to be easily removed from the printedcircuit board body 12 and is allowed to be repaired. On the other hand, the entire mounting surface of thesemiconductor package 14 a, excluding the portions that the solder bumps 16 are disposed, makes contact with the secondreinforcement resin layer 32 having a high adhesive strength. Therefore, joint is sufficiently reinforced between thesemiconductor package 14 a and the printedcircuit board 13 through the secondreinforcement resin layer 32. - The first
reinforcement resin layer 30 is herein disposed on the outside of the prospective region for the semiconductor chip away from the edge portion of the prospective region for the semiconductor chip due to the fact that thesemiconductor package 14 a is subjected to relatively small stress and impact on the outside of the prospective region. Therefore, reinforcement is not reduced in the joint between thesemiconductor package 14 a and the printedcircuit board 13 even when the firstreinforcement resin layer 30 is disposed on the outside of the prospective region. It is herein noted that the edge portion of the prospective region for the semiconductor chip is easily subjected to thermal stress. - Further, the first
reinforcement resin layer 30 is disposed away from the diagonals of the rectangular prospective mounting region for thesemiconductor package 14 a due to the fact that thesemiconductor package 14 a is subjected to relatively small stress and impact on the outside of the aforementioned prospective region for the semiconductor chip excluding the diagonals of the rectangular prospective mounting region for thesemiconductor package 14 a. Therefore, reinforcement is not reduced in the joint between thesemiconductor package 14 a and the printedcircuit board 13 even when the firstreinforcement resin layer 30 is disposed on the outside of the aforementioned prospective region for the semiconductor chip and away from the diagonals of the rectangular prospective mounting region for thesemiconductor package 14 a. - (Fourth Exemplary Embodiment Printed Circuit Board)
-
FIG. 8 is a plan view illustrating a prospective mounting region for thesemiconductor package 14 a and the periphery thereof on the printedcircuit board 13 of the fourth exemplary embodiment. - Similarly to the printed
circuit board 13 of the first exemplary embodiment, the printedcircuit board 13 of the fourth exemplary embodiment has a structure that the solder resistlayer 28 is disposed atop the printedcircuit board body 12 and the firstreinforcement resin layer 30, containing a thermoplastic resin, is disposed atop a partial region of the solder resistlayer 28. The mountingpads 17 of the printedcircuit board 13 are exposed through a plurality of the holes formed in the solder resistlayer 28 to be aligned with the mountingpads 17 on a one-to-one basis. In the regions where the firstreinforcement resin layer 30 is disposed, the mountingpads 17 are exposed through the holes formed in the solder resistlayer 28 to be aligned with the mountingpads 17 on a one-to-one basis and simultaneously through a plurality of the holes formed in the firstreinforcement resin layer 30 to be aligned with the mountingpads 17 on a one-to-one basis. - The fourth exemplary embodiment is herein different from the third exemplary embodiment regarding a part of the regions where the first
reinforcement resin layer 30 is disposed. However, there is no difference between the third and fourth exemplary embodiments regarding the rest of the regions where the firstreinforcement resin layer 30 is disposed. Therefore, only the difference will be hereinafter explained. - Similarly to the
semiconductor package 14 a of the third exemplary embodiment, thesemiconductor package 14 a having a semiconductor chip embedded therein is configured to be mounted on the printedcircuit board 13 illustrated inFIG. 8 . - The first
reinforcement resin layer 30 illustrated inFIG. 8 includes four trapezoid portions and a rectangular portion. The trapezoid portions are disposed on the outside of a prospective region for the semiconductor chip and away from an edge portion of the prospective region. The rectangular portion is disposed on an inner portion of the prospective region for the semiconductor chip and away from the edge portion of the prospective region for the semiconductor chip. - The first
reinforcement resin layer 30 is herein disposed on the inner portion of the prospective region for the semiconductor chip and away from the edge portion of the prospective region for the semiconductor chip due to the fact that thesemiconductor package 14 a is subjected to relatively small stress and impact on the inner portion of the prospective region for the semiconductor chip. Therefore, reinforcement is not reduced in the joint between thesemiconductor package 14 a and the printedcircuit board 13 even when the firstreinforcement resin layer 30 is disposed in the inner portion of the aforementioned prospective region for the semiconductor chip. - It is herein noted that the solder resist
layer 28, disposed on the printedcircuit board 13, may be either an over-resist type or an open-resist type. -
FIGS. 9A and 9B illustrate an exemplary over-resist type solder resistlayer 28 disposed on the printedcircuit board 13 of the fourth exemplary embodiment.FIG. 9A is a detailed and enlarged fragmental plan view of the prospective mounting region for thesemiconductor package 14 a on the solder resistlayer 28.FIG. 9B is a cross-sectional view of the printedcircuit board 13 along a line X-X′ illustrated inFIG. 9A . - As illustrated in
FIGS. 9A and 9B , all the portions of the firstreinforcement resin layer 30 are disposed atop the solder resistlayer 28. Therefore, at least the edge portion of each mountingpad 17 is covered with the solder resistlayer 28 in the region where the firstreinforcement resin layer 30 is disposed. - As illustrated in
FIG. 9B , it is noted that the printedcircuit board 13 has a structure that a plurality of wiring layers 12 a and 12 b is laminated and the wiring of thelower wiring layer 12 b is connected to the mountingpads 17 through via-holes -
FIGS. 10A and 10B illustrate an exemplary open-resist type solder resistlayer 28 on the printedcircuit board 13 of the fourth exemplary embodiment.FIG. 10A is a detailed and enlarged fragmental plan view of a prospective mounting region for thesemiconductor package 14 a on the solder resistlayer 28.FIG. 10B is a cross-sectional view of the printedcircuit board 13 along a line X-X′ illustrated inFIG. 10A . - As illustrated in
FIGS. 10A and 10B , the firstreinforcement resin layer 30 is disposed atop the solder resistlayer 28. Therefore, the top surface of the printedcircuit board body 12 is exposed in the periphery of the mountingpads 17 disposed in the region where the firstreinforcement resin layer 30 is disposed. - It is herein noted that the printed
circuit board 13 has a structure that a plurality of wiring layers 12 a and 12 b is laminated and the wiring of thelower wiring layer 12 b is connected to the mountingpads 17 through via-holes 34 as illustrated inFIG. 10B . - In all the aforementioned first to fourth exemplary embodiments, the first
reinforcement resin layer 30 containing a thermoplastic resin is a layer in a dry state or at least a half-cured state. When the firstreinforcement resin layer 30 is a layer in a half-cured state (i.e., a B-staged state), however, the firstreinforcement resin layer 30 may include either a thermoplastic resin or a thermosetting resin. Alternatively, the first reinforcement resin later 30 may have a thermosetting property. Prior to mounting of the semiconductor packages 14 a and 14 b on the printedcircuit board 13, the firstreinforcement resin layer 30 may be in any suitable state as long as it is in a non-liquid state for preventing mixture with a solder paste to be printed. - When a thermoplastic resin is once cured and then plasticized again, its adhesive strength is reduced. Therefore, the adhesive strength of the first
reinforcement resin layer 30 can be enhanced by keeping the firstreinforcement resin layer 30 in a half-cured state on the printedcircuit board 13 before mounting of the semiconductor packages 14 a and 14 b for allowing the firstreinforcement resin layer 30 to be heated for the first time in soldering. - (Method of Fabricating Printed Circuit Board)
- Next, a method of fabricating the printed
circuit board 13 will be hereinafter explained. -
FIG. 11A is a flowchart explaining an exemplary method of fabricating the printedcircuit board 13. - First, the printed
circuit board body 12 is fabricated (Step S10). For example, a plurality of wiring layers is laminated and integrated in fabricating the printedcircuit board body 12. The mountingpads 17 and the like are herein formed on the top surface of the printedcircuit board body 12. The mountingpads 17 are connected to the lower wiring layer of the laminated wiring layers through the via-holes 34. Subsequently, the solder resistlayer 28 is formed atop the printedcircuit board body 12 without being formed on the mountingpads 17. Further, for instance, a surface processing including coating or plating and the like is executed for the mountingpads 17, the via-holes 34 and the like. The printedcircuit board body 12 is fabricated through the above processing. - Next, a photosensitive thermoplastic resin is applied to the top surface of the printed
circuit board body 12 on which the solder resistlayer 28 is formed (Step S12). For example, the thermoplastic resin is a liquid resin containing a thermoplastic resin that is sensitive to ultraviolet light. More specifically, an acryl series resin, a polyester series resin, a vinyl chloride series resin or the like is herein used as the photosensitive thermoplastic resin. The liquid resin containing a thermoplastic resin may be a type of thermoplastic resin that a thermosetting resin is blended with a thermoplastic resin as the principal component. - Subsequently, an exposure device irradiates ultraviolet light to the applied liquid resin using a photo mask having a predetermined pattern (Step S14). When the liquid resin is a positive-type photosensitive resin, ultraviolet light is irradiated to the regions for through holes corresponding to the mounting
pads 17. The exposed portions of the resin are neither cured nor photosensitized. In this case, the photo mask herein used has a pattern for irradiating the regions corresponding to the mountingpads 17. - Subsequently, a development processing is executed by soaking the exposed printed
circuit board body 12 in a developer (Step S16). Then, a curing processing is executed. Through the above processing, the firstreinforcement resin layer 30 is formed as a resin layer that contains a thermoplastic resin and includes a plurality of through holes formed to be aligned with positions of the mountingpads 17 for exposing the mountingpads 17 therethrough on a one-to-one basis. - The printed
circuit board 13 is thus fabricated. It is herein noted that the firstreinforcement resin layer 30 may be kept not in a cured state but in a half-cured state, more specifically, a B-staged state (a dry state in the case of a thermoplastic resin). - Instead of the flow illustrated in
FIG. 11A , the printedcircuit board 13 may be fabricated based on a flow illustrated inFIG. 11B . - First, the printed
circuit board body 12 is fabricated by the method executed in the aforementioned Step S10 (Step S20). - Subsequently, a resin pattern is printed by a printing device using a printing plate onto the top surface of the printed
circuit board body 12 on which the solder resistlayer 28 is disposed (Step S22). In the pattern printing, a resin is printed on the regions intended to form the firstreinforcement resin layer 30 therein without being printed on portions of the regions corresponding to the mountingpads 17. - Subsequently, the printed resin is cured or half-cured (B-staged) either by heating the printed resin at a predetermined temperature for curing the printed resin or by irradiating the printed resin with ultraviolet light when the printed resin is a photosensitive type (Step S24). When the printed resin is half-cured, an organic solvent contained in the resin is volatilized and dried. Thus, the first
reinforcement resin layer 30 is formed in a cured state or a half-cured state (a B-staged state). When the firstreinforcement resin layer 30 is at least in a half-cured state, a solder paste is allowed to be printed on the mountingpads 17 using a metal mask in mounting of the semiconductor packages 14 a and 14 b. - The printed
circuit board 13 is thus fabricated. - Instead of the flow represented in
FIG. 11A , the printedcircuit board 13 may be fabricated based on a flow illustrated inFIG. 11C . - First, the printed
circuit board body 12 is fabricated by the method executed in the aforementioned Step S10 (Step S30). - Subsequently, a thermoplastic resin sheet of a cured state is die-cut in the shape of the first reinforcement layer 30 (Step S32). In die-cutting the thermoplastic resin sheet, through holes are formed to be aligned with the positions of the mounting
pads 17. - Next, the die-cut resin sheet is disposed in a predetermined position on the printed
circuit board body 12 on which the solder resistlayer 28 is disposed. Further, the die-cut resin sheet is heated and press-contacted to the printed circuit board body 12 (Step S34). The firstreinforcement resin layer 30 is thus formed in a cured state. - In the printed
circuit board 13 thus fabricated, a solder paste is applied onto each of the mountingpads 17 using the metal mask. Subsequently, each of the solder bumps 16 of the semiconductor packages 14 a and 14 b is disposed to make contact with the solder paste on each of the mountingpads 17. The semiconductor packages 14 a and 14 b are mounted on the printedcircuit board 13 by means of soldering using a repair device. - Thus, the number of mounting steps can be reduced in mounting the semiconductor packages 14 a and 14 b on the printed
circuit board 13 as illustrated inFIGS. 4 and 6 due to the fact that the firstreinforcement resin layer 30 of at least a half-cured state is preliminarily formed on the printedcircuit board 13. Further, it is possible to fabricate a printed circuit board unit with reinforced solder joints for allowing the semiconductor packages 14 a and 14 b to be repaired. - All examples and conditional language recited herein are intended for pedagogical purposes to aid the reader in understanding the invention and the concepts contributed by the inventor to furthering the art, and are to be construed as being without limitation to such specifically recited examples and conditions, nor does the organization of such examples in the specification relate to a showing of the superiority and inferiority of the invention. Although the embodiment(s) of the present inventions have been described in detail, it should be understood that the various changes, substitutions, and alternations could be made hereto without departing from the spirit and scope of the invention.
Claims (15)
1. A printed circuit board, comprising:
a printed circuit board body including a plurality of mounting pads; and
a resin layer containing a thermoplastic resin to be formed on a surface of the printed circuit board body,
wherein the resin layer includes a plurality of holes disposed to be aligned with positions of the mounting pads on a one-to-one basis for exposing the respective mounting pads therethrough.
2. The printed circuit board according to claim 1 , wherein the resin layer is formed in a part of a prospective mounting region for an electronic component.
3. The printed circuit board according to claim 1 ,
wherein the printed circuit board body includes a solder resist layer formed to surround the respective mounting pads, and
the resin layer is disposed to be laminated on a part of the solder resist layer.
4. The printed circuit board according to claim 1 ,
wherein a mounting height from the mounting pads to an electronic component to be mounted on the printed circuit board by means of soldering is preliminarily determined, and
a height from the mounting pads to a top surface of the resin layer is lower than the mounting height.
5. The printed circuit board according to claim 4 , wherein the height from the mounting pads to the top surface of the resin layer is less than or equal to 150 μm.
6. The printed circuit board according to claim 1 , wherein the resin layer containing the thermoplastic resin is either in a B-staged state or in a cured state.
7. A printed circuit board, comprising;
a printed circuit board body including a plurality of mounting pads; and
a resin layer of a B-staged state to be formed on a surface of the printed circuit board body,
wherein the resin layer includes a plurality of holes disposed to be aligned with the mounting pads on a one-to-one basis for exposing the respective mounting pads therethrough.
8. The printed circuit board according to claim 7 , wherein the resin layer is formed in a part of a prospective mounting region for an electronic component.
9. The printed circuit board according to claim 7 ,
wherein the printed circuit board body includes a solder resist layer formed to surround the respective mounting pads, and
the resin layer is disposed to be laminated on a part of the solder resist layer.
10. A method of fabricating a printed circuit board, comprising:
fabricating a printed circuit board body including a plurality of mounting pads; and
forming either a resin layer containing a thermoplastic resin or a resin layer of a B-staged state on a surface of the printed circuit board body, the resin layer including a plurality of holes disposed to be aligned with positions of the mounting pads on a one-to-one basis for exposing the respective mounting pads therethrough.
11. The method of fabricating a printed circuit board according to claim 10 , wherein the resin layer is formed on a part of a prospective mounting region for an electronic component.
12. The method of fabricating a printed circuit board according to claim 10 ,
wherein a solder resist layer is formed to surround the respective mounting pads on the printed circuit board body, and
the resin layer is disposed to be laminated on a part of the solder resist layer.
13. The method of fabricating a printed circuit board according to claim 10 ,
wherein a mounting height from the mounting pads to an electronic component to be mounted on the printed circuit board by means of soldering is preliminarily determined, and
a height from the mounting pads from a top surface of the resin layer is lower than the mounting height.
14. The method of fabricating a printed circuit board according to claim 13 , wherein the height from the mounting pads to the top surface of the resin layer is less than or equal to 150 μm.
15. The method of fabricating a printed circuit board according to claim 10 , wherein the resin layer containing the thermoplastic resin is either in a B-staged state or in a cured state.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2010-079159 | 2010-03-30 | ||
JP2010079159A JP2011211072A (en) | 2010-03-30 | 2010-03-30 | Printed wiring board and method of fabricating printed wiring board |
Publications (1)
Publication Number | Publication Date |
---|---|
US20110240352A1 true US20110240352A1 (en) | 2011-10-06 |
Family
ID=44351493
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/071,678 Abandoned US20110240352A1 (en) | 2010-03-30 | 2011-03-25 | Printed circuit board and method of fabricating printed circuit board |
Country Status (5)
Country | Link |
---|---|
US (1) | US20110240352A1 (en) |
EP (1) | EP2373135A1 (en) |
JP (1) | JP2011211072A (en) |
KR (1) | KR101201599B1 (en) |
CN (1) | CN102209434B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20190246505A1 (en) * | 2018-02-02 | 2019-08-08 | Samsung Electronics Co., Ltd. | Semiconductor package module |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2014045152A (en) * | 2012-08-28 | 2014-03-13 | Panasonic Corp | Component mounting board |
US20220394856A1 (en) * | 2019-10-31 | 2022-12-08 | Autonetworks Technologies, Ltd. | Flexible printed circuit board including terminal, wiring module, and power storage module |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050158553A1 (en) * | 1998-05-19 | 2005-07-21 | Ibiden Co., Ltd. | Printed wiring board and manufacturing method of printed wiring board |
US20060102384A1 (en) * | 2004-10-27 | 2006-05-18 | Ibiden Co., Ltd. | Multilayer printed wiring board and manufacturing method of the multilayer printed wiring board |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6148512A (en) * | 1996-04-22 | 2000-11-21 | Motorola, Inc. | Method for attaching an electronic device |
JP2001007488A (en) | 1999-06-17 | 2001-01-12 | Mitsubishi Electric Corp | Method and structure for mounting semiconductor device |
JP4609617B2 (en) * | 2000-08-01 | 2011-01-12 | 日本電気株式会社 | Semiconductor device mounting method and mounting structure |
JP2006100457A (en) * | 2004-09-29 | 2006-04-13 | Hitachi Ltd | Electronic device and its manufacturing method |
KR100791353B1 (en) * | 2005-05-20 | 2008-01-07 | 삼성전기주식회사 | Method of Forming Permanent Protective Film and Printed Circuit Board thereof |
JP2007227608A (en) | 2006-02-23 | 2007-09-06 | Seiko Epson Corp | Semiconductor device and method of manufacturing semiconductor device |
JP5150518B2 (en) * | 2008-03-25 | 2013-02-20 | パナソニック株式会社 | Semiconductor device, multilayer wiring board, and manufacturing method thereof |
WO2009122854A1 (en) * | 2008-04-03 | 2009-10-08 | シャープ株式会社 | Wiring board and semiconductor device using the wiring board |
-
2010
- 2010-03-30 JP JP2010079159A patent/JP2011211072A/en active Pending
-
2011
- 2011-03-14 EP EP11158025A patent/EP2373135A1/en not_active Withdrawn
- 2011-03-25 US US13/071,678 patent/US20110240352A1/en not_active Abandoned
- 2011-03-29 CN CN2011100765921A patent/CN102209434B/en not_active Expired - Fee Related
- 2011-03-30 KR KR1020110028866A patent/KR101201599B1/en not_active IP Right Cessation
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050158553A1 (en) * | 1998-05-19 | 2005-07-21 | Ibiden Co., Ltd. | Printed wiring board and manufacturing method of printed wiring board |
US20060102384A1 (en) * | 2004-10-27 | 2006-05-18 | Ibiden Co., Ltd. | Multilayer printed wiring board and manufacturing method of the multilayer printed wiring board |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20190246505A1 (en) * | 2018-02-02 | 2019-08-08 | Samsung Electronics Co., Ltd. | Semiconductor package module |
KR20190093965A (en) * | 2018-02-02 | 2019-08-12 | 삼성전자주식회사 | Semiconductor package module |
US10638614B2 (en) * | 2018-02-02 | 2020-04-28 | Samsung Electronics Co., Ltd. | Semiconductor package module |
KR102449899B1 (en) * | 2018-02-02 | 2022-09-30 | 삼성전자주식회사 | Semiconductor package module |
Also Published As
Publication number | Publication date |
---|---|
CN102209434A (en) | 2011-10-05 |
JP2011211072A (en) | 2011-10-20 |
KR20110110016A (en) | 2011-10-06 |
CN102209434B (en) | 2013-10-30 |
KR101201599B1 (en) | 2012-11-14 |
EP2373135A1 (en) | 2011-10-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4592751B2 (en) | Method for manufacturing printed wiring board | |
US8071881B2 (en) | Wiring board, method for manufacturing same and semiconductor device | |
US20140239477A1 (en) | Semiconductor packages and methods of forming the same | |
JP5152177B2 (en) | Conductive bump, manufacturing method thereof, and electronic component mounting structure | |
KR101053226B1 (en) | A semiconductor device having a semiconductor structure on its upper and lower surfaces, and a manufacturing method thereof | |
JP2009158742A (en) | Electronic apparatus | |
JP2007324418A (en) | Semiconductor device, manufacturing method for solder bump connection board, and manufacturing method for semiconductor device | |
JP5280032B2 (en) | Wiring board | |
US20110240352A1 (en) | Printed circuit board and method of fabricating printed circuit board | |
TWI606565B (en) | Package structure and manufacturing method thereof | |
US20110286188A1 (en) | Multilayer printed circuit board using flexible interconnect structure, and method of making same | |
CN101336044A (en) | Printed circuit board, electronic member mounting method and electronic device | |
KR101199614B1 (en) | Printed circuit board unit, electronic device, and method of fabricating printed circuit board unit | |
JP2009260165A (en) | Semiconductor device | |
JP4416776B2 (en) | Package substrate, semiconductor package, and semiconductor package manufacturing method | |
KR20170029297A (en) | Multilayer pcb comprising recessed portion for component installation and method for manufactuting the same | |
JP2014036220A (en) | Printed circuit board and method for manufacturing the same | |
JP2005353956A (en) | Heat dissipating member, manufacturing method thereof, and semiconductor package | |
TW201419950A (en) | Printed circuit board, semiconductor package using the same, and method for manufacturing the printed circuit board and the semiconductor package | |
US20120153506A1 (en) | Wiring substrate and semiconductor device, and method of manufacturing semiconductor device | |
JP3821426B2 (en) | Electronic component mounting board | |
JP2010219346A (en) | Printed circuit board and electronic apparatus equipped with the same | |
JP2022113221A (en) | printed wiring board | |
JP2009071031A (en) | Electronic device | |
JP2005236215A (en) | Method for manufacturing wiring board |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: FUJITSU LIMITED, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:NAKAMURA, NAOKI;TAKETOMI, NOBUO;HATANAKA, KIYOYUKI;AND OTHERS;REEL/FRAME:026022/0508 Effective date: 20110121 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |