US20110156219A1 - Semiconductor device - Google Patents
Semiconductor device Download PDFInfo
- Publication number
- US20110156219A1 US20110156219A1 US12/977,618 US97761810A US2011156219A1 US 20110156219 A1 US20110156219 A1 US 20110156219A1 US 97761810 A US97761810 A US 97761810A US 2011156219 A1 US2011156219 A1 US 2011156219A1
- Authority
- US
- United States
- Prior art keywords
- dummy
- area
- wiring
- layer
- blade
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/30—Structural arrangements specially adapted for testing or measuring during manufacture or treatment, or specially adapted for reliability measurements
- H01L22/34—Circuits for electrically characterising or monitoring manufacturing processes, e. g. whole test die, wafers filled with test structures, on-board-devices incorporated on each die, process control monitors or pad structures thereof, devices in scribe line
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/562—Protection against mechanical damage
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/585—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries comprising conductive layers or plates or strips or rods or rings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Abstract
A semiconductor device is disclosed which can prevent interlayer cracking of interlayer dielectric films while improving the adhesion between the interlayer dielectric films in a dicing process using a dicing blade. In a scribing line area, dummy wirings are formed respectively in a blade area through which a dicing blade passes in a dicing process and in non-blade areas formed on both sides of the blade area and through which the dicing blade does not pass. In the non-blade areas, vertically adjacent dummy wirings are coupled together through dummy vias, while in the blade area the vertically adjacent dummy wirings are not coupled together through dummy vias.
Description
- The disclosure of Japanese Patent Application No. 2009-292937 filed on Dec. 24, 2009 including the specification, drawings and abstract is incorporated herein by reference in its entirety.
- The present invention relates to a semiconductor device and more particularly to the configuration of a scribe line area in a semiconductor device.
- Recently, with the upgrade in performance of semiconductor devices, a technique for forming a so-called “low-k film (low dielectric constant insulating film) lower in relative dielectric constant than SiO2 has been introduced in the semiconductor wafer diffusion process. The “low-k film” includes various types, which, however, are generally low in adhesion and mechanical strength. Consequently, there has been the problem that a crack developed in wafer dicing reaches a device-forming area with an internal circuit formed therein and exerts a bad influence thereon.
- In Patent Document 1 (Japanese Unexamined Patent Publication No. 2006-005288) there is described a configuration wherein dummy wirings and dummy vias are coupled together in a scribing area. It is described therein that the propagation of a crack up to a seal ring portion can be suppressed thereby.
- The following dummy pattern disposing method is described in Patent Document 2 (Japanese Unexamined Patent Publication No. 2004-235357). Square, “keima” (a knight in shogi or chess)-like arranged dummy patterns capable of being generated in high uniformity at the time of automatic generation are formed in the interior of a chip, while lattice-like arranged rectangular dummy patterns having a high chipping resistance are formed over a scribing line. In multi-layer interconnection, dummy patterns over a scribing line in different wiring layers are coupled together through vias.
- In Patent Document 3 (Japanese Unexamined Patent Publication No. Hei 10 (1998)-335333) is described a configuration wherein dummy wirings are provided in a scribing area. It is described therein that the flatness of an insulating film polished by the CMP method can be improved thereby.
- In Patent Document 4 (Japanese Unexamined Patent Publication No. 2008-066716) is described a configuration wherein the percent occupancy per unit area of first dummy patterns arranged in a cutting area of a scribing area is smaller than that of second dummy patterns arranged in a non-cutting area. It is described therein that not only dishing in the CMP process can be prevented thereby, but also clogging of a dicing blade in wafer dicing can be thereby diminished to prevent the occurrence of a chipping defect.
- However, the present inventors have found out that for example in case of providing dummy wirings in all layers in a scribing line area and coupling them through dummy vias, dummy metal structures become very large, giving rise to a problem. As will be described later, as the dummy metal structures become very large, cutting chips produced at the time of cutting with a dicing blade also become very large. As a result, in the cutting process using a dicing blade, chips resulting from cutting and having become very large are rolled in between side walls of a cut face and the dicing blade and cracks are developed suddenly in the side walls.
- There also is a problem that if dummy metal structures functioning as a wedge are not present in the scribing line area, the adhesion between interlayer dielectric films in dicing with a dicing blade is deteriorated. For example, as described in Patent Document 4, even with a seal ring provided, if delamination occurs in the scribing line area, the delamination cannot be stopped at the seal ring, but may be propagated up to a device-forming area.
- According to an aspect of the present invention, there is provided a semiconductor device comprising a substrate, a plurality of wiring layers formed over the substrate, the wiring layers including a first wiring layer and a second wiring layer formed over the first wiring layer, and a multi-layer interconnection including a plurality of via layers, the via layers including a first via layer formed between the first wiring layer and the second wiring layer, in which:
- over the substrate are formed a plurality of device-forming areas, a plurality of seal ring areas each including a seal ring disposed so as to surround the device-forming area associated with the seal ring area, and a scribing line area disposed so as to surround each of the seal ring areas at an outer periphery of the seal ring area,
- the scribing line area including a blade area for passing therethrough of a dicing blade in a dicing process and a non-blade area with the dicing blade not passing therethrough,
- in the blade area are formed a first dummy wiring, the first dummy wiring being formed in the first wiring layer, and a second dummy wiring, the second dummy wiring being formed over the first dummy wiring in the second wiring layer,
- in the non-blade area are formed a third dummy wiring, the third dummy wiring being formed in the first wiring layer, a fourth dummy wiring, the fourth dummy wiring being formed over the third dummy wiring in the second wiring layer, and a first dummy via for coupling the third dummy wiring and the fourth dummy wiring with each other in the first via layer, and
- in the first via layer, a dummy via is not formed in the blade area.
- According to this configuration, in the blade area through which a dicing blade passes in the dicing process, there are provided dummy metal structures wherein dummy wirings are not coupled continuously through dummy vias. Therefore, when cutting the substrate with a dicing blade, each dummy metal structure comes to pieces, whereby chips resulting from the cutting operation can be made small. Consequently, the chips can be prevented from being rolled in between a cut face of an interlayer dielectric film and side walls of the cut face and hence it is possible to prevent cracking. In this configuration, moreover, in the non-blade area of the scribing line area there are provided via-containing dummy metal structures with dummy wirings coupled through dummy vias. Since the via-containing dummy metal structures function as a wedge, it is possible to improve the adhesion between plural interlayer dielectric films in a multi-layer interconnection and hence possible to prevent the occurrence of delamination in the scribing line area. As a result, it is also possible to prevent the delamination from being propagated up to the device-forming areas.
- Arbitrary combinations of the above constituent elements and expressional modifications of the present invention with respect to method and apparatus are also effective as modes of the present invention.
- According to the present invention it is possible to prevent interlayer cracking of interlayer dielectric films while improving the adhesion between the interlayer dielectric films at the time of dicing with a dicing blade.
-
FIG. 1 is a sectional view showing an example of configuration of a semiconductor device according to an embodiment of the present invention; -
FIG. 2 is a plan view showing the configuration of the semiconductor device embodying the present invention; -
FIG. 3 is an enlarged plan view showing the configuration of an area enclosed with a broken line inFIG. 2 ; -
FIG. 4 is an enlarged plan view showing the configuration of an area enclosed with a broken line inFIG. 3 ; -
FIG. 5 is an enlarged sectional view showing the configuration of an area A and that of an area B each enclosed with a broken line inFIG. 1 ; -
FIG. 6 is a plan view showing a layout relation among dummy wirings; -
FIG. 7 is a sectional view showing the configuration of a semiconductor device according to a modification of the semiconductor device of the embodiment; -
FIG. 8 is an enlarged sectional view showing the configuration of an area A and that of an area B each enclosed with a broken line inFIG. 7 ; -
FIG. 9 is an enlarged sectional view showing configurations corresponding to the broken-line areas A and B inFIG. 7 in the configuration of another modification of the semiconductor device of the embodiment; -
FIG. 10 is a sectional view for schematically explaining the effect of the configuration of the semiconductor device embodying the present invention; and -
FIG. 11 is a sectional view for schematically explaining a problem encountered in the case where via-containing dummy metal structures with dummy wirings coupled together through dummy vias are provided in all the layers of a scribing line area. - An embodiment of the present invention and modifications thereof will be described below with reference to the accompanying drawings. In all the drawings, the same constructional elements are identified by the same reference numerals, and explanations thereof will be omitted.
-
FIG. 1 is a sectional view showing the configuration of a semiconductor device according to an embodiment of the present invention. - A
semiconductor device 100 includes asubstrate 101, a multi-layer interconnection formed on thesubstrate 101 and a polyimide film 116 (protective film) formed on the multi-layer interconnection. The multi-layer interconnection includes a plurality of wiring layers M1, M2, M3, M4, M5, M6 and M7, which are stacked in this order from below, as well as a plurality of via layers each formed between adjacent such wiring layers. Here, for the purpose of explanation, the via layer located between the wiring layers M6 and M7 is shown distinctively as avia layer 108. Each wiring layer includes an interlayer dielectric film and wirings formed in the interlayer dielectric film. Each via layer includes an interlayer dielectric film and vias formed in the interlayer dielectric film. Thesubstrate 101 may be a semiconductor substrate such as a silicon substrate. Here thesubstrate 101 is still in the state of a wafer not subjected to package dicing yet. - Although in
FIG. 1 the interlayerdielectric films 102 are depicted all together as a single film, the interlayerdielectric films 102 may be, for example, stacked films of plural interlayer dielectric films provided respectively for wiring layers, for via layers, or for dual damascene wiring layers as integral wiring-via layers. The interlayerdielectric films 102 may include a low dielectric constant interlayer dielectric film. -
FIG. 2 is a plan view showing the configuration of thesemiconductor device 100. Thesemiconductor device 100 includes a plurality of device-formingareas 208 each formed with an internal circuit and ascribing line area 202 formed around the device-formingareas 208.FIG. 3 is an enlarged plan view showing the configuration of an area enclosed with a broken line inFIG. 2 . Between each device-formingarea 208 and thescribing line area 202 is formed aseal ring area 210 including aseal ring 150 which is formed so as to surround the device-formingarea 210. Thescribing line area 202 is formed at an outer periphery of theseal ring 210 so as to surround the sealing ring. -
FIG. 4 is an enlarged plan view showing the configuration of an area enclosed with a broken line inFIG. 3 . The following description is now provided with reference toFIGS. 1 to 3 . - In a dicing process, the
scribing line area 202 in thesemiconductor device 100 configured as above is cut with a dicing blade to divide thesemiconductor device 100 into individual chips. Thescribing line area 202 includes ablade area 204 through which the dicing blade actually passes in the dicing process andnon-blade areas 206 formed on both sides of theblade area 204 and through which the dicing blade does not pass. - The
blade area 204, taking a positional deviation in the cutting operation into account, may have a slight marginal space in the actually passing area of the dicing blade. As an example, in the case where the width of thescribing line area 202 is about 100 μm and the width of the area through which the dicing blade actually passes is about 45 μm, a marginal width of about 5 μm may be formed on each of both sides of the actually passing area of the dicing blade and hence the width of theblade area 204 may be made 55 μm or so. - As shown in
FIG. 1 , although thepolyimide film 116 is formed on theseal ring area 210, it is not formed on thescribing line area 202. Thepolyimide film 116 is also formed on each device-formingarea 208. By forming a protective film superior in both heat resistance and chemicals resistance such as for example thepolyimide film 116 on both device-formingarea 208 andseal ring area 210, bothareas seal ring area 210 and the device-formingarea 208, thepolyimide film 116 may be removed selectively in connections, e.g., pads, for coupling with external terminals. - The following description is now provided with reference as an example to the wiring layers M6, M7 and the via
layer 108 formed between both wiring layers. In theblade area 204, dummy wirings 106 a (first dummy wirings) are formed in the wiring layer M6, while in the wiring layer M7, dummy wirings 110 a are formed over the dummy wirings 106 a. In thenon-blade areas 206, dummy wirings 106 b (third dummy wirings) are formed in the wiring layer M6, while in the wiring layer M7, dummy wirings 110 b (fourth dummy wirings) are formed over the dummy wirings 106 b. In the vialayer 108 between the wiring layers M6 and M7, dummy vias 108 b (first dummy vias) for coupling between the dummy wirings 106 b and 110 b are formed in thenon-blade area 206. On the other hand, in the vialayer 108, dummy vias are not formed in theblade area 204. - In the
seal ring area 210, dummy wirings 106 c are formed in the wiring layer M6, while in the wiring layer M7, dummy wirings 110 c are formed over the dummy wirings 106 c. In theseal ring area 210, moreover, dummy vias 108 c for coupling between the dummy wirings 106 c and 110 c are formed in the vialayer 108 between the wiring layers M6 and M7. - In this embodiment, in all of the
blade area 204,non-blade areas 206 andseal ring area 210, dummy wirings may be provided in all the layers from the wiring layer M1 to the wiring layer M7. - In the
seal ring area 210, theseal ring 150 may be formed continuously in all the layers of the multi-layer interconnection. That is, in theseal ring area 210, vertically adjacent dummy wirings may be coupled together through dummy vias in all the layers of the multi-layer interconnections. Further, in each of the layers in the multi-layer interconnection, theseal ring 150 may be formed so as to continuously surround each device-formingarea 208. For example, as shown inFIG. 4 , in theseal ring area 210, the dummy vias such as the dummy vias 108 c may each be formed as a slit via which continuously surrounds each device-formingarea 208. In theseal ring area 210, moreover, the dummy wirings such as the dummy wirings 110 c may also be formed rectilinearly, surrounding each device-formingarea 208 continuously. According to this configuration, water or the like can be prevented from getting into the device-formingareas 208 from the exterior. - According to this embodiment, in the
non-blade areas 206, as in theseal ring area 210, vertically adjacent dummy wirings may be coupled together through dummy vias in all the layers of the multi-layer interconnection. On the other hand, there may be adopted a configuration such that, in theblade area 204, dummy vias are not formed in any of the layers of the multi-layer interconnection. - According to this embodiment, in the
non-blade areas 206 of thescribing line area 202, dummy wirings and dummy vias may be arranged dispersedly in each of the layers of the multi-layer interconnection. Also in theblade area 204 of the scribblingline area 202, dummy wirings may be arranged dispersedly in each of the layers of the multi-layer interconnection. For example, as shown inFIG. 4 , in heblade area 204 and thenon-blade areas 206, dummy wirings 110 a and 110 b may be formed in a rectangular shape or dot shape in plan and may be dispersed for example in a matrix shape. Also in thenon-blade areas 206, dummy vias such as the dummy vias 108 b may be formed in a columnar shape of a circular section in plan and may be dispersed for example in a matrix shape. - In this embodiment, the layout, density and size of dummy wirings and dummy vias in each layer of the multi-layer interconnection may be set suitably. For example, in all or part of the layers in the multi-layer interconnection, the dummy wirings formed in the
blade area 204 and those formed in thenon-blade areas 206 may be made substantially equal in layout density to each other. -
FIG. 5 is an enlarged sectional view showing the configurations of areas A and B each enclosed with a broken line inFIG. 1 .FIG. 6 is a plan view showing a layout relation among adummy wiring 110 a, dummy wirings 106 a, and dummy wirings 120 a formed in the wiring layer M5 and underlying the dummy wirings 106 a. Only outer edges of the dummy wirings are illustrated in the figures in order to explain the shape of each dummy wiring and a layout relation among the dummy wirings. - Next, a description will be given below about the effect of the
semiconductor device 100 according to this embodiment. - As noted previously, the present inventors have found out that in case of providing wirings in all the layers in the scribing line area and coupling them through vias, the dummy metal structures become very large, giving rise to a problem. This point will be explained below with reference to drawings.
-
FIG. 11 is a sectional view for schematically explaining a problem encountered in the case where via-containingdummy metal structures 310 with dummy wirings coupled together through dummy vias are provided in all the layers in thescribing line area 202. According to the illustrated configuration, also in the portion cut by adicing blade 300, chips resulting from cutting with thedicing blade 300 become very large because the via-containingdummy metal structures 310 become very large. Consequently, as shown in the same figure, the chips resulting from the cutting operation, which have become very large, are rolled in between side walls of a cut face of theinterlayer dielectric film 102 and thedicing blade 300 and cracks are developed suddenly in the side walls due to clogging of thedicing blade 300. Upon development of such cracks, a certain degree of crack reaches the associated device-forming area, causing a trouble that the chip mounted in the device-forming area fails to operate. - On the other hand,
FIG. 10 is a sectional view for schematically explaining the effect obtained by the configuration of thesemiconductor device 100 of this embodiment. According to this embodiment, in theblade area 204 through which the dicing blade passes in the dicing process, there are provided via-freedummy metal structures 320 with dummy wirings not coupled through dummy vias. Therefore, at the time of cutting the substrate with thedicing blade 300, the dummy wirings come to pieces and hence chips resulting from the cutting operation can be made small. Consequently, the chips resulting from the cutting operation can be prevented from being rolled in between the side walls of the cut face of theinterlayer dielectric film 102 and thedicing blade 300 and hence it is possible to prevent cracking. - On the other hand, if the via-free
dummy metal structures 320 are provided throughout the whole of thescribing line area 202, there is a fear that delamination may occur in thescribing line area 202. As described in Patent Document 4, once delamination occurs in thescribing line area 202, the delamination cannot be stopped at the seal ring and may be propagated up to the associated device-forming area. According to this embodiment, in thenon-blade areas 206 close to theblade area 204 in thescribing line area 202, there are provided via-containingdummy metal structures 310 with dummy wirings coupled through dummy vias. Therefore, at the time of dicing, the via-containingdummy metal structures 310 function as a wedge in close proximity to the passage of thedicing blade 300, so that the adhesion between adjacent interlayer dielectric films in the multi-layer interconnection can be improved and it is possible to prevent the occurrence of delamination in thescribing line area 202. Consequently, it is also possible to prevent delamination from being propagated up to the device-formingarea 208. - In the
semiconductor device 100 of this embodiment, it suffices to merely provide a reticle lest dummy vias should be formed in theblade area 204 when forming dummy vias in theseal ring areas 210 andnon-blade areas 206. Thus, thesemiconductor device 100 can be manufactured in a simple manner without the addition of any new step. - Next, a description will be given about a modification of the
semiconductor device 100 described above. According to this modification, the multi-layer interconnection may include a configuration wherein also in theblade area 204 vertically adjacent dummy wirings are coupled together through dummy vias. Also in this case, in some layers in theblade area 204, vertically adjacent dummy wirings may not be coupled together through dummy vias. In theblade area 204, though not specially limited, in case of coupling dummy wirings through dummy vias, the number of layers in which dummy wirings are coupled continuously may be set three or less lest dummy wirings should be coupled continuously through dummy vias in four or more layers. -
FIG. 7 is a sectional view showing a modification of the configuration of thesemiconductor device 100 shown inFIG. 1 . In this figure, illustration of theseal ring area 210 is omitted.FIG. 8 is an enlarged sectional view showing the configurations of areas A and B each enclosed with a broken line inFIG. 7 . - In this modification, the configuration of the area B in each
non-blade area 206 is the same as the configuration of the area B shown inFIGS. 1 and 5 , provided the configuration of the area A in theblade area 204 is different from that shown inFIGS. 1 and 5 . According to this modification, in some layers also in theblade area 204, vertically adjacent dummy wirings are coupled through dummy vias. In this point the configuration of this modification is different from that shown inFIGS. 1 and 5 . - In the
blade area 204, dummy wirings 120 a provided in the wiring layer M5 and dummy wirings 124 a provided in the wiring layer M4 are coupled together through dummy vias 122 a provided in the via layer between the wiring layers M5 and M4. Dummy wirings provided in the wiring layers M1 and M2 are also coupled together through dummy vias provided in the via layer between them. Likewise, dummy wirings provided in the wiring layers M2 and M3 are coupled together through dummy vias provided in the via layer between them. On the other hand, also in this modification, dummy vias are not formed for example in the via layer between the wiring layers M3 and M4, in the via layer between the wiring layers M5 and M6, and further in the via layer between the wiring layers M6 and M7. Consequently, the associated via-containing dummy metal structures can be made small. As a result, similarly to the above explanation made with reference toFIG. 10 , chips resulting from the cutting operation can be prevented from being rolled in between side walls of a cut face of theinterlayer dielectric film 102 and thedicing blade 300 and hence it is possible to prevent the occurrence of cracks. -
FIG. 9 is an enlarged sectional view showing configurations corresponding to the areas A and B each enclosed with a broken line inFIG. 7 according to another modification of the semiconductor device of the embodiment. - In this modification, the configuration of the area B in the
non-blade area 206 is the same as the configuration of the area B shown inFIGS. 1 and 5 . On the other hand, the configuration of the area A in theblade area 204 is different from the configuration shown inFIGS. 7 and 8 . Also in this modification, like the configuration shown inFIGS. 7 and 8 , in some layers even in theblade area 204, vertically adjacent dummy wirings are coupled together through dummy vias. - In this modification, wiring layers M1, M2 and M3 are configured by a low dielectric constant
interlayer dielectric film 130, while the overlying layers are configured by aninterlayer dielectric film 132 which is not the low dielectric constant interlayer dielectric film, e.g., a silicon oxide film. The low dielectric constantinterlayer dielectric film 130 may be set to a relative dielectric constant of, say, 2.9 or less. In such a configuration, also in theblade area 204, underlying dummy wirings may be coupled together through dummy vias at the portion configured by the low dielectric constantinterlayer dielectric film 130. On the other hand, in theblade area 204, dummy vias may not be provided at the portion configured by theinterlayer dielectric film 132. - According to such a configuration, in the low dielectric constant
interlayer dielectric film 130 not so high in adhesion, dummy wirings may be coupled together through dummy vias also in theblade area 204 to improve the layer-to-layer adhesion, while in the other layers dummy wirings are not coupled together through dummy vias to prevent dummy metal structures from becoming too large. - Although an embodiment of the present invention and modifications thereof have been described above with reference to the drawings, these are mere illustrations of the present invention and various other configurations than the above may also be adopted.
Claims (10)
1. A semiconductor device comprising:
a device-forming area formed over a substrate,
a seal ring area including a seal ring disposed so as to surround the device-forming area,
a scribing line area disposed so as to surround the seal ring area at an outer periphery of the seal ring area, the scribing line area including a blade area for passing therethrough of a dicing blade in a dicing process and a non-blade area with the dicing blade not passing therethrough,
a plurality of wiring layers formed on the scribing line area, the wiring layers including a first wiring layer and a second wiring layer formed in the first wiring layer,
a multi-layer interconnection including a plurality of via layers, the via layers including a first via layer formed between the first wiring layer and the second wiring layer,
a first dummy wiring formed in the first wiring layer in the blade area,
a second dummy wiring formed over the first dummy wiring formed in the second wiring layer in the blade area,
a third dummy wiring formed in the first wiring layer in non-blade area,
a fourth dummy wiring formed over the third dummy wiring in the second wiring layer in non-blade area, and
a first dummy via connecting the third dummy wiring and the fourth dummy wiring in the first via layer in the non-blade area,
wherein in the first via layer, a dummy via is not formed in the blade area.
2. The semiconductor device according to claim 1 , wherein the multi-layer interconnection includes a low dielectric constant interlayer dielectric film.
3. The semiconductor device according to claim 1 , wherein in each of the wiring layers in the multi-layer interconnection, dummy wirings are formed in the blade area and the non-blade area, respectively.
4. The semiconductor device according to claim 3 , wherein in the non-blade area, the dummy wirings adjacent to one another vertically are coupled together through dummy vias in all the layers of the multi-layer interconnection.
5. The semiconductor device according to claim 1 , wherein in the device-forming areas and the seal ring areas, a protective film formed over the multi-layer interconnection is further included, the protective film being not formed over the scribing line area.
6. The semiconductor device according to claim 1 , wherein the seal rings are formed continuously in all the layers of the multi-layer interconnection.
7. The semiconductor device according to claim 1 , wherein the seal rings are formed so as to continuously surround the device-forming areas respectively in each layer of the multi-layer interconnection, and in the non-blade area of the scribing line area, the dummy wirings and the dummy vias are arranged dispersedly in each layer of the multi-layer interconnection.
8. The semiconductor device according to claim 1 , wherein in the first or the second wiring layer, the layout density of the dummy wirings formed in the blade area and that of the dummy wirings formed in the non-blade area are substantially equal.
9. The semiconductor device according to claim 1 , wherein in the blade area, a dummy via is not formed in any of the layers in the multi-layer interconnection.
10. The semiconductor device according to claim 1 , wherein in each of the wiring layers in the multi-layer interconnection, dummy wirings are formed in the blade area and the non-blade area, respectively, and the multi-layer interconnection includes also in the non-blade area the configuration of the vertically adjacent dummy wirings being coupled together through dummy vias, but in some layers the vertically adjacent dummy wirings are not coupled together through dummy vias.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2009-292937 | 2009-12-24 | ||
JP2009292937A JP2011134893A (en) | 2009-12-24 | 2009-12-24 | Semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
US20110156219A1 true US20110156219A1 (en) | 2011-06-30 |
Family
ID=44186428
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/977,618 Abandoned US20110156219A1 (en) | 2009-12-24 | 2010-12-23 | Semiconductor device |
Country Status (2)
Country | Link |
---|---|
US (1) | US20110156219A1 (en) |
JP (1) | JP2011134893A (en) |
Cited By (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090321891A1 (en) * | 2008-06-27 | 2009-12-31 | Fujitsu Microelectronics Limited | Method and apparatus for generating reticle data |
US20100059494A1 (en) * | 2007-01-26 | 2010-03-11 | Tesa Se | Heating element, and heatable pane comprising a heating element |
US20110233625A1 (en) * | 2010-03-23 | 2011-09-29 | Elpida Memory, Inc. | Semiconductor device and method for manufacturing the same |
US20130075869A1 (en) * | 2011-09-28 | 2013-03-28 | Infineon Technologies Ag | Chip Comprising a Fill Structure |
US20130270710A1 (en) * | 2012-04-12 | 2013-10-17 | Taiwan Semiconductor Manufacturing Co., Ltd. | Guard ring design structure for semiconductor devices |
US20140084426A1 (en) * | 2012-09-25 | 2014-03-27 | Canon Components, Inc | Substrate member and method of manufacturing chip |
WO2014120459A1 (en) * | 2013-01-29 | 2014-08-07 | Intel Corporation | Techniques for enhancing fracture resistance of interconnects |
US20150035125A1 (en) * | 2011-09-15 | 2015-02-05 | Fujitsu Semiconductor Limited | Semiconductor device, semiconductor wafer and manufacturing method of semiconductor device |
US20150270228A1 (en) * | 2014-03-20 | 2015-09-24 | United Microelectronics Corp. | Crack-stopping structure and method for forming the same |
US20170179044A1 (en) * | 2015-12-18 | 2017-06-22 | United Microelectronics Corp. | Integrated circuit |
US20180151511A1 (en) * | 2016-11-28 | 2018-05-31 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and method of fabrication thereof |
DE102016125686A1 (en) * | 2016-12-23 | 2018-06-28 | Infineon Technologies Ag | SEMICONDUCTOR ASSEMBLY WITH A SEAL STRUCTURE |
US10103109B2 (en) | 2016-04-27 | 2018-10-16 | Samsung Electronics Co., Ltd. | Semiconductor device, semiconductor chip and method of manufacturing the semiconductor device |
US20190179995A1 (en) * | 2017-12-12 | 2019-06-13 | Semiconductor Manufacturing International (Beijing) Corporation | Method and apparatus for designing interconnection structure and method for manufacturing interconnection structure |
TWI689982B (en) * | 2017-11-10 | 2020-04-01 | 台灣積體電路製造股份有限公司 | Semiconductor device and method of manufacturing same |
CN111048470A (en) * | 2018-10-15 | 2020-04-21 | 华邦电子股份有限公司 | Method for manufacturing semiconductor chip |
US10763222B2 (en) * | 2015-11-25 | 2020-09-01 | Samsung Electronics Co., Ltd. | Three-dimensional semiconductor devices having vertical structures of different lengths |
US11088094B2 (en) | 2019-05-31 | 2021-08-10 | Taiwan Semiconductor Manufacturing Company, Ltd. | Air channel formation in packaging process |
US11967529B2 (en) | 2018-08-20 | 2024-04-23 | Samsung Electronics Co., Ltd. | Methods of manufacturing semiconductor chip |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5468445B2 (en) * | 2010-03-31 | 2014-04-09 | 株式会社東芝 | Semiconductor device and manufacturing method thereof |
KR102399356B1 (en) * | 2017-03-10 | 2022-05-19 | 삼성전자주식회사 | Substrate, method of sawing substrate, and semiconductor device |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6261883B1 (en) * | 1997-03-31 | 2001-07-17 | Hitachi, Ltd. | Semiconductor integrated circuit device, and fabrication process and designing method thereof |
US20040145028A1 (en) * | 2003-01-29 | 2004-07-29 | Nec Electronics Corporation | Semiconductor device and method of fabricating semiconductor device with high CMP uniformity and resistance to loss that occurs in dicing |
US20050280120A1 (en) * | 2004-06-21 | 2005-12-22 | Renesas Technology Corp. | Semiconductor device |
US20060076651A1 (en) * | 2004-09-24 | 2006-04-13 | Matsushita Electric Industrial Co., Ltd. | Electronic device and method for fabricating the same |
US20080036042A1 (en) * | 2006-08-10 | 2008-02-14 | Hikari Sano | Semiconductor device |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008066716A (en) * | 2006-08-10 | 2008-03-21 | Matsushita Electric Ind Co Ltd | Semiconductor device |
JP5027529B2 (en) * | 2007-03-01 | 2012-09-19 | ルネサスエレクトロニクス株式会社 | Semiconductor device and appearance inspection method |
-
2009
- 2009-12-24 JP JP2009292937A patent/JP2011134893A/en active Pending
-
2010
- 2010-12-23 US US12/977,618 patent/US20110156219A1/en not_active Abandoned
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6261883B1 (en) * | 1997-03-31 | 2001-07-17 | Hitachi, Ltd. | Semiconductor integrated circuit device, and fabrication process and designing method thereof |
US20040145028A1 (en) * | 2003-01-29 | 2004-07-29 | Nec Electronics Corporation | Semiconductor device and method of fabricating semiconductor device with high CMP uniformity and resistance to loss that occurs in dicing |
US6841880B2 (en) * | 2003-01-29 | 2005-01-11 | Nec Electronics Corporation | Semiconductor device and method of fabricating semiconductor device with high CMP uniformity and resistance to loss that occurs in dicing |
US20050280120A1 (en) * | 2004-06-21 | 2005-12-22 | Renesas Technology Corp. | Semiconductor device |
US7400028B2 (en) * | 2004-06-21 | 2008-07-15 | Renesas Technology Corp. | Semiconductor device |
US20080315366A1 (en) * | 2004-06-21 | 2008-12-25 | Renesas Technology Corp. | Semiconductor device |
US20060076651A1 (en) * | 2004-09-24 | 2006-04-13 | Matsushita Electric Industrial Co., Ltd. | Electronic device and method for fabricating the same |
US20080036042A1 (en) * | 2006-08-10 | 2008-02-14 | Hikari Sano | Semiconductor device |
Cited By (50)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100059494A1 (en) * | 2007-01-26 | 2010-03-11 | Tesa Se | Heating element, and heatable pane comprising a heating element |
US9332593B2 (en) * | 2007-01-26 | 2016-05-03 | Tesa Se | Heating element, and heatable pane comprising a heating element |
US20090321891A1 (en) * | 2008-06-27 | 2009-12-31 | Fujitsu Microelectronics Limited | Method and apparatus for generating reticle data |
US8513777B2 (en) * | 2008-06-27 | 2013-08-20 | Fujitsu Semiconductor Limited | Method and apparatus for generating reticle data |
US20110233625A1 (en) * | 2010-03-23 | 2011-09-29 | Elpida Memory, Inc. | Semiconductor device and method for manufacturing the same |
US9818701B2 (en) * | 2011-09-15 | 2017-11-14 | Fujitsu Semiconductor Limited | Semiconductor device, semiconductor wafer and manufacturing method of semiconductor device |
US20150035125A1 (en) * | 2011-09-15 | 2015-02-05 | Fujitsu Semiconductor Limited | Semiconductor device, semiconductor wafer and manufacturing method of semiconductor device |
US20160218069A1 (en) * | 2011-09-15 | 2016-07-28 | Fujitsu Semiconductor Limited | Semiconductor device, semiconductor wafer and manufacturing method of semiconductor device |
US8704338B2 (en) * | 2011-09-28 | 2014-04-22 | Infineon Technologies Ag | Chip comprising a fill structure |
US9040354B2 (en) | 2011-09-28 | 2015-05-26 | Infineon Technologies Ag | Chip comprising a fill structure |
US20130075869A1 (en) * | 2011-09-28 | 2013-03-28 | Infineon Technologies Ag | Chip Comprising a Fill Structure |
US10998277B2 (en) | 2012-04-12 | 2021-05-04 | Taiwan Semiconductor Manufacturing Co., Ltd. | Guard ring method for semiconductor devices |
US10325864B2 (en) | 2012-04-12 | 2019-06-18 | Taiwan Semiconductor Manufacturing Co., Ltd. | Guard ring method for semiconductor devices |
US20130270710A1 (en) * | 2012-04-12 | 2013-10-17 | Taiwan Semiconductor Manufacturing Co., Ltd. | Guard ring design structure for semiconductor devices |
US9478505B2 (en) * | 2012-04-12 | 2016-10-25 | Taiwan Semiconductor Manufacturing Co., Ltd. | Guard ring design structure for semiconductor devices |
US20140084426A1 (en) * | 2012-09-25 | 2014-03-27 | Canon Components, Inc | Substrate member and method of manufacturing chip |
US9202787B2 (en) * | 2012-09-25 | 2015-12-01 | Canon Components, Inc. | Substrate member and method of manufacturing chip |
US9691716B2 (en) | 2013-01-29 | 2017-06-27 | Intel Corporation | Techniques for enhancing fracture resistance of interconnects |
WO2014120459A1 (en) * | 2013-01-29 | 2014-08-07 | Intel Corporation | Techniques for enhancing fracture resistance of interconnects |
US9343411B2 (en) | 2013-01-29 | 2016-05-17 | Intel Corporation | Techniques for enhancing fracture resistance of interconnects |
KR102041942B1 (en) | 2013-01-29 | 2019-11-07 | 인텔 코포레이션 | Integrated circuit, wire-bonded package, flip-chip package, and mobile computing device for enhancing fracture resistance of interconnects |
KR20160137689A (en) * | 2013-01-29 | 2016-11-30 | 인텔 코포레이션 | Integrated circuit, wire-bonded package, flip-chip package, and mobile computing device for enhancing fracture resistance of interconnects |
KR101681093B1 (en) | 2013-01-29 | 2016-12-01 | 인텔 코포레이션 | Integrated circuit, wire-bonded package, flip-chip package, and mobile computing device for enhancing fracture resistance of interconnects |
KR20150087412A (en) * | 2013-01-29 | 2015-07-29 | 인텔 코포레이션 | Techniques for enhancing fracture resistance of interconnects |
GB2524418A (en) * | 2013-01-29 | 2015-09-23 | Intel Corp | Techniques for enhancing fracture resistance of interconnects |
CN104885200A (en) * | 2013-01-29 | 2015-09-02 | 英特尔公司 | Techniques for enhancing fracture resistance of interconnects |
GB2524418B (en) * | 2013-01-29 | 2018-07-11 | Intel Corp | Techniques for enhancing fracture resistance of interconnects |
US9431350B2 (en) * | 2014-03-20 | 2016-08-30 | United Microelectronics Corp. | Crack-stopping structure and method for forming the same |
US9899333B2 (en) | 2014-03-20 | 2018-02-20 | United Microelectronics Corp. | Method for forming crack-stopping structures |
US20150270228A1 (en) * | 2014-03-20 | 2015-09-24 | United Microelectronics Corp. | Crack-stopping structure and method for forming the same |
US10763222B2 (en) * | 2015-11-25 | 2020-09-01 | Samsung Electronics Co., Ltd. | Three-dimensional semiconductor devices having vertical structures of different lengths |
US20170179044A1 (en) * | 2015-12-18 | 2017-06-22 | United Microelectronics Corp. | Integrated circuit |
US9941220B2 (en) * | 2015-12-18 | 2018-04-10 | United Microelectronics Corp. | Integrated circuit |
US10103109B2 (en) | 2016-04-27 | 2018-10-16 | Samsung Electronics Co., Ltd. | Semiconductor device, semiconductor chip and method of manufacturing the semiconductor device |
US10643958B2 (en) | 2016-04-27 | 2020-05-05 | Samsung Electronics Co., Ltd. | Semiconductor device, semiconductor chip and method of manufacturing the semiconductor device |
US11955441B2 (en) | 2016-11-28 | 2024-04-09 | Taiwan Semiconductor Manufacturing Co., Ltd. | Interconnect structure and forming method thereof |
US10777510B2 (en) * | 2016-11-28 | 2020-09-15 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device including dummy via anchored to dummy metal layer |
US11302654B2 (en) | 2016-11-28 | 2022-04-12 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method of fabricating semiconductor device including dummy via anchored to dummy metal layer |
US20180151511A1 (en) * | 2016-11-28 | 2018-05-31 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and method of fabrication thereof |
US10541212B2 (en) | 2016-12-23 | 2020-01-21 | Infineon Technologies Ag | Semiconductor arrangement with a sealing structure |
DE102016125686A1 (en) * | 2016-12-23 | 2018-06-28 | Infineon Technologies Ag | SEMICONDUCTOR ASSEMBLY WITH A SEAL STRUCTURE |
US11101140B2 (en) | 2017-11-10 | 2021-08-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device and method of manufacture |
TWI689982B (en) * | 2017-11-10 | 2020-04-01 | 台灣積體電路製造股份有限公司 | Semiconductor device and method of manufacturing same |
US11183399B2 (en) | 2017-11-10 | 2021-11-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device and method of manufacture |
US20190179995A1 (en) * | 2017-12-12 | 2019-06-13 | Semiconductor Manufacturing International (Beijing) Corporation | Method and apparatus for designing interconnection structure and method for manufacturing interconnection structure |
US10860772B2 (en) * | 2017-12-12 | 2020-12-08 | Semiconductor Manufacturing (Beijing) International Corporation | Method and apparatus for designing interconnection structure and method for manufacturing interconnection structure |
US11967529B2 (en) | 2018-08-20 | 2024-04-23 | Samsung Electronics Co., Ltd. | Methods of manufacturing semiconductor chip |
CN111048470A (en) * | 2018-10-15 | 2020-04-21 | 华邦电子股份有限公司 | Method for manufacturing semiconductor chip |
US11088094B2 (en) | 2019-05-31 | 2021-08-10 | Taiwan Semiconductor Manufacturing Company, Ltd. | Air channel formation in packaging process |
US11682637B2 (en) | 2019-05-31 | 2023-06-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Air channel formation in packaging process |
Also Published As
Publication number | Publication date |
---|---|
JP2011134893A (en) | 2011-07-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20110156219A1 (en) | Semiconductor device | |
US7498660B2 (en) | Semiconductor device | |
US6841880B2 (en) | Semiconductor device and method of fabricating semiconductor device with high CMP uniformity and resistance to loss that occurs in dicing | |
JP5329068B2 (en) | Semiconductor device | |
JP5235378B2 (en) | Semiconductor device | |
JP2010074106A (en) | Semiconductor chip, semiconductor wafer, and method of dicing the same | |
JP4636839B2 (en) | Electronic devices | |
US7129566B2 (en) | Scribe street structure for backend interconnect semiconductor wafer integration | |
JP5117791B2 (en) | Semiconductor device | |
US7777304B2 (en) | Semiconductor device | |
US20070102791A1 (en) | Structure of multi-layer crack stop ring and wafer having the same | |
JP2006005288A (en) | Semiconductor device | |
JP2008270488A (en) | Semiconductor device and manufacturing method thereof | |
JP2011138856A (en) | Method of manufacturing semiconductor device and semiconductor device | |
JP2009123733A (en) | Semiconductor device and its fabrication process | |
JP2012089668A (en) | Semiconductor device and method of manufacturing the same | |
CN101673708A (en) | Semiconductor device having an interlayer insulating film wiring laminated structure section and method of fabricating the same | |
JP2009135397A (en) | Semiconductor device | |
JP2007049066A (en) | Semiconductor wafer as well as semiconductor chip, and method of manufacturing same | |
JP2006108489A (en) | Manufacturing method of semiconductor device | |
JP5483772B2 (en) | Semiconductor device | |
JP5504311B2 (en) | Semiconductor device and manufacturing method thereof | |
KR20060084649A (en) | Semiconductor chip | |
JP2007081038A (en) | Semiconductor wafer, and semiconductor chip and manufacturing method thereof | |
JP2015128178A (en) | Semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |