US20090308439A1 - Solar cell fabrication using implantation - Google Patents
Solar cell fabrication using implantation Download PDFInfo
- Publication number
- US20090308439A1 US20090308439A1 US12/482,980 US48298009A US2009308439A1 US 20090308439 A1 US20090308439 A1 US 20090308439A1 US 48298009 A US48298009 A US 48298009A US 2009308439 A1 US2009308439 A1 US 2009308439A1
- Authority
- US
- United States
- Prior art keywords
- silicon substrate
- doped region
- heavily doped
- dopant
- ohms
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000004519 manufacturing process Methods 0.000 title abstract description 16
- 238000002513 implantation Methods 0.000 title description 53
- 239000000758 substrate Substances 0.000 claims abstract description 128
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract description 119
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 119
- 239000010703 silicon Substances 0.000 claims abstract description 119
- 238000000034 method Methods 0.000 claims abstract description 90
- 239000002019 doping agent Substances 0.000 claims abstract description 77
- 230000008569 process Effects 0.000 claims abstract description 45
- 238000005468 ion implantation Methods 0.000 claims abstract description 37
- 239000006117 anti-reflective coating Substances 0.000 claims abstract description 26
- 229910052751 metal Inorganic materials 0.000 claims abstract description 22
- 239000002184 metal Substances 0.000 claims abstract description 22
- 229910021332 silicide Inorganic materials 0.000 claims abstract description 9
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 claims abstract description 9
- 238000010884 ion-beam technique Methods 0.000 claims description 66
- 238000000137 annealing Methods 0.000 claims description 47
- 239000000463 material Substances 0.000 claims description 42
- 229910052802 copper Inorganic materials 0.000 claims description 7
- 229910052759 nickel Inorganic materials 0.000 claims description 7
- 229910052715 tantalum Inorganic materials 0.000 claims description 7
- 229910052719 titanium Inorganic materials 0.000 claims description 7
- 229910052721 tungsten Inorganic materials 0.000 claims description 7
- 230000015572 biosynthetic process Effects 0.000 description 29
- 239000010408 film Substances 0.000 description 19
- 235000012431 wafers Nutrition 0.000 description 19
- 230000004913 activation Effects 0.000 description 15
- 239000007943 implant Substances 0.000 description 14
- 239000004065 semiconductor Substances 0.000 description 14
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 7
- 230000002411 adverse Effects 0.000 description 6
- 238000009792 diffusion process Methods 0.000 description 6
- 238000007650 screen-printing Methods 0.000 description 6
- 239000013078 crystal Substances 0.000 description 5
- 238000005224 laser annealing Methods 0.000 description 5
- 238000002844 melting Methods 0.000 description 5
- 230000008018 melting Effects 0.000 description 5
- 239000002800 charge carrier Substances 0.000 description 4
- 238000010438 heat treatment Methods 0.000 description 4
- HEMHJVSKTPXQMS-UHFFFAOYSA-M Sodium hydroxide Chemical compound [OH-].[Na+] HEMHJVSKTPXQMS-UHFFFAOYSA-M 0.000 description 3
- 230000003667 anti-reflective effect Effects 0.000 description 3
- 229910052785 arsenic Inorganic materials 0.000 description 3
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 3
- 238000002508 contact lithography Methods 0.000 description 3
- 238000010586 diagram Methods 0.000 description 3
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 description 3
- 238000001459 lithography Methods 0.000 description 3
- 239000007769 metal material Substances 0.000 description 3
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 3
- 239000002210 silicon-based material Substances 0.000 description 3
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 2
- 238000009825 accumulation Methods 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 229910052796 boron Inorganic materials 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 2
- 238000003475 lamination Methods 0.000 description 2
- 230000000873 masking effect Effects 0.000 description 2
- 238000001465 metallisation Methods 0.000 description 2
- 150000004767 nitrides Chemical class 0.000 description 2
- 238000002161 passivation Methods 0.000 description 2
- 238000005215 recombination Methods 0.000 description 2
- 230000006798 recombination Effects 0.000 description 2
- 239000007921 spray Substances 0.000 description 2
- 239000000654 additive Substances 0.000 description 1
- 230000000996 additive effect Effects 0.000 description 1
- 238000004380 ashing Methods 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 239000000969 carrier Substances 0.000 description 1
- 238000001816 cooling Methods 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000000407 epitaxy Methods 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 230000031700 light absorption Effects 0.000 description 1
- 238000001451 molecular beam epitaxy Methods 0.000 description 1
- 238000007747 plating Methods 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 238000007493 shaping process Methods 0.000 description 1
- 125000006850 spacer group Chemical group 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/04—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/266—Bombardment with radiation with high-energy radiation producing ion implantation using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26506—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26506—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
- H01L21/26513—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors of electrically active species
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/2658—Bombardment with radiation with high-energy radiation producing ion implantation of a molecular ion, e.g. decaborane
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/02—Details
- H01L31/0224—Electrodes
- H01L31/022408—Electrodes for devices characterised by at least one potential jump barrier or surface barrier
- H01L31/022425—Electrodes for devices characterised by at least one potential jump barrier or surface barrier for solar cells
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/02—Details
- H01L31/0236—Special surface textures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/04—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
- H01L31/06—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers
- H01L31/072—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers the potential barriers being only of the PN heterojunction type
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
- H01L31/1804—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof comprising only elements of Group IV of the Periodic Table
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
- Y02E10/00—Energy generation through renewable energy sources
- Y02E10/50—Photovoltaic [PV] energy
- Y02E10/547—Monocrystalline silicon PV cells
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
- Y02P70/50—Manufacturing or production processes characterised by the final manufactured product
Definitions
- the present invention relates to the field of solar cells. More particularly, the present invention relates to a solar cell device and method of making.
- Another drawback of conventional diffusion forming systems is the difficulty in laterally positioning of the dopants across the semiconductor substrate as the line widths and wafer thicknesses become smaller.
- the solar cell industry is expected to require dopant lateral placements, as emitter dimensions shrink from 200 microns down to less than 50 microns.
- Such miniaturization is difficult or even impossible for the present methodology of diffusion and screen printing in forming solar cells.
- Selectively altering the resistivity of regions underneath the metal grid lines with respect to the regions in between the grid lines provides charge collection and generation advantages and thus lead to gain in efficiencies.
- Diffusion processes typically use a dopant material that is applied as a paste or sprayed onto the surface of the semiconductor substrate.
- the semiconductor substrate is then heated to drive the dopant to a particular depth to form a junction.
- the semiconductor substrate is typically heated in a diffusion furnace or a similar heating means.
- An n-type or p-type of a dopant can be used to form the junction depending upon the background doping type.
- a subsequent screen printing step is used to form contact lines onto the surface of the wafer in completing the solar cell.
- the interface of the metal contact with the semiconductor affects the performance of the solar cell.
- the junction between the metal contact and the silicon is heated to form a silicide. This heating process improves the interface, but also includes drawbacks.
- a solar cell device in accordance with a first aspect of the present invention, includes a silicon substrate including a preexisting dopant.
- a homogeneous lightly doped region is formed on a surface of the silicon substrate over the preexisting dopant.
- a junction is formed between the preexisting dopant and the lightly doped region. The junction is formed a predetermined distance from the surface of the silicon substrate.
- a heavily doped region is selectively implanted on the surface of the silicon substrate within the lightly doped region.
- a seed layer is formed over the heavily doped region.
- a metal contact is formed over the seed layer.
- the device can include an anti-reflective coating.
- the device includes the homogeneous lightly doped region having a resistivity in a range of 80 to 160 Ohms/square and the heavily doped region having a resistivity in a range of 10 to 40 Ohms/square.
- the homogeneous lightly doped region includes a resistivity of approximately 100 Ohms/square and the heavily doped region includes a resistivity of approximately 25 Ohms/square.
- the heavily doped regions can each be a width on the silicon substrate a distance in the range 50 to 200 microns. Also, the heavily doped regions can be laterally spaced on the silicon substrate a distance in the range 1 to 3 mm from each other.
- the seed layer can be a silicide.
- the seed layer can also be a layer of a material including any of the materials Ni, Ta, Ti, W or Cu.
- the silicon substrate can include fiducial markers configured for aligning the placement of the heavily doped regions during an ion implantation process.
- a method of forming a solar cell device includes providing a silicon substrate including a preexisting dopant.
- An ion implantation process is used to form a homogeneous lightly doped region on a surface of the silicon substrate over the preexisting dopant.
- a junction is formed between the preexisting dopant and the lightly doped region. The junction is formed a predetermined distance from the surface of the silicon substrate.
- a selective ion implantation process is used to form a heavily doped region implanted on the surface of the silicon substrate within the lightly doped region.
- the heavily doped region is implanted at predetermined locations on the silicon substrate surface.
- the selective ion implantation process is used to form a seed layer over the heavily doped region.
- a metal contact is formed over the seed layer.
- the method can include forming an anti-reflective coating.
- the heavily doped region is implanted at predetermined locations on the silicon substrate surface using a physical mask.
- the physical mask includes openings aligned with the predetermined locations.
- the physical mask is formed on the surface of the silicon substrate.
- the physical mask is positioned at a predetermined distance above the surface of the silicon substrate during the selective ion implantation process to form the heavily doped region.
- the selective ion implantation process uses a shaped ion beam that is aligned with the predetermined locations to form the heavily doped region.
- such selective implantation can be done through a mask on the surface of the substrate. A combination of all the above embodiments of forming the heavily doped regions can be used.
- the homogeneous lightly doped region includes a resistivity in a range of 80 to 160 Ohms/square and the homogeneous lightly doped region includes a resistivity of approximately 100 Ohms/square.
- the heavily doped region can include a resistivity in a range of 10 to 40 Ohms/square. In one embodiment, the heavily doped region includes a resistivity of approximately 25 Ohms/square.
- the heavily doped regions each include a width on the silicon substrate a distance in the range 50 to 200 microns and the heavily doped regions are laterally spaced on the silicon substrate a distance in the range 1 to 3 mm from each other.
- the seed layer is preferably a silicide.
- the seed layer can be a layer of a material including any of the materials Ni, Ta, Ti, W or Cu.
- the silicon substrate can include fiducial markers configured for aligning the placement of the heavily doped regions during the selective ion implantation process.
- the method includes using an annealing process on the silicon substrate having the homogeneous lightly doped region. Alternatively, the annealing process is used on the silicon substrate after forming the metal contact. Using annealing after forming the metal contact allows for lower temperature annealing than conventional processes. Thus allowing for the use of substrates or thin substrates on carriers that otherwise may degrade at higher temperatures.
- FIG. 1 illustrates a method of making a selective emitter structure of a solar cell in accordance with an embodiment of the invention.
- FIG. 2 illustrates a method of making a selective emitter structure of a solar cell in accordance with an alternative embodiment of the invention.
- FIG. 3 illustrates a method of making a selective emitter structure of a solar cell in accordance with still another embodiment of the invention.
- FIG. 5 illustrates a method of forming a contact layer of a solar cell in accordance with an embodiment of the invention.
- FIG. 6 illustrates a side view of a solar cell device in accordance with an embodiment of the invention.
- FIG. 7 illustrates a side view of a solar cell device in accordance with an alternative embodiment of the invention.
- FIG. 7A illustrates a side view of a solar cell device in accordance with still another embodiment of the invention.
- FIG. 8 illustrates a process flow diagram of forming a solar cell device in accordance with an embodiment of the invention.
- the present invention uses implantation to form homogeneous and selective emitter regions.
- the present invention addresses the methods for the formation of solar cells and in particular formation of a selective emitter through a series of implantation processes. Presently, such ability to manipulate and place the dopant laterally is difficult with conventional diffusion or screen printing processes.
- the present invention selectively controls the resistance of gridlines, contacts, and selectively controls contact resistance of a metal/semiconductor interface.
- the advantageous formation of a selective emitter with ion implantation allows improved performance for solar cell devices.
- the present invention can be applied to grown single or mono-crystalline, poly or multi-crystalline silicon as well as very thin silicon placed on a carrier (such as glass) or very thin film deposited silicon or other materials used for solar cell formation.
- the present invention can be extended to atomic species placement for any other material used in fabrication of junctions.
- FIG. 1 illustrates a method of making a selective emitter structure 105 (step 101 D) using an implantation process according to an embodiment of the present invention.
- a silicon substrate 101 is provided that is pre-doped with a dopant 102 .
- the silicon substrate 101 comprises a wafer of mono or poly silicon material.
- the silicon substrate comprises a 156 ⁇ 156 mm wafer.
- Other suitable substrates known to a person of ordinary skill can also be used for the silicon substrate 101 .
- the silicon substrate 101 includes a pre-doped material 102 .
- the pre-doped material 102 is pre-doped with a p-type dopant, typically or alternatively an n-type dopant.
- the pre-doped material 102 can have a resistivity in the range of 0.5-1.5 Ohms/cm and atomic concentration of less than 5E16/cm-cube.
- An implantation system (not shown) with a high productivity is used for the formation of a homogeneous lightly doped region or homogeneous layer 104 .
- Such an implantation system is the subject of a co-pending patent application Ser. No. ______ , entitled, “Application Specific Implant System for Use in Solar Cell Fabrications,” filed Jun. 11, 2009, which is hereby incorporated in the entirety.
- the homogeneous layer 104 is a high resistivity region.
- the homogeneous layer 104 allows the formation of electron-hole pairs as the result of an incidence of light.
- the homogeneous layer 104 preferably uses a relatively low level of a dopant (high resistivity) to facilitate the formation of charge carriers while avoiding recombination and thus avoiding the “dead layer” effect.
- An ion beam ‘A’ is used for the implantation of the homogeneous layer 104 .
- the ion beam A implants the homogeneous layer 104 in a blanket fashion in the pre-doped material 102 .
- either a spot beam or wide plasma beam is used to provide full coverage across the silicon substrate 101 .
- the beam can be scanned across the wafer, the wafer can be moved under the beam or a combination thereof to achieve full coverage.
- a productivity of the implantation system comprises approximately 1000 or more wafers per hour.
- a p-n junction 103 is formed where the pre-doped material 102 and the homogeneous layer 104 meet.
- the junction 103 can be formed a predetermined distance from a surface 107 of the silicon substrate 101 .
- the distance of the junction 103 from the surface 107 is determined according to an amount of energy E 1 used in the ion beam A.
- the amount of energy E 1 can be in the range of 1 to 150 KeV depending on the desired specifications for the solar cell device.
- the homogeneous layer 104 can have a resistivity in the range of 80 to 160 Ohms/square. In an exemplary embodiment, the resistivity of the homogeneous layer 104 comprises approximately 100 Ohms/square.
- An anneal step can be performed here and is described in further detail below at the step 101 C. Alternatively, the anneal step here can be eliminated until a final anneal step below ( FIG. 6 ).
- a contact mask 106 is formed on the surface 107 of the silicon substrate 101 .
- the contact mask 106 allows selective placement of dopant in the silicon substrate 101 at predetermined locations.
- the contact mask 106 can be any suitable mask known to a person of ordinary skill. Examples of such masks can include photo-resist, a nitride layer, an oxide layer, a screen-printing or any other suitable film.
- the contact mask 106 can be formed using processes known to a person of ordinary skill. In one embodiment, a lithography or contact printing process can be used to form the contact mask 106 . Openings 109 in the contact mask 106 can be a dimension as large as approximately 200 microns wide.
- the openings 109 can be a dimension as small as 50 microns wide.
- a selective emitter 108 of the same size as the openings 109 can be formed by implanting dopant therethrough within the silicon substrate 101 .
- a distance or pitch 111 (Step 101 C) between each selective emitter 108 (Step 101 C) can be in the range of approximately 1 mm to 3 mm.
- the step 101 C illustrates using an ion implantation beam ‘B’ for implanting a heavily doped region for the selective emitter 108 .
- the ion beam B implants the selective emitter 108 in the homogeneous layer 104 that is not protected by the contact mask 106 .
- the ion beam B can be applied in a blanketing fashion over the whole silicon substrate 101 wherein the contact mask 106 will prevent ions from entering the substrate.
- the ion beam B can be applied in a targeted fashion using a shaped beam that is appropriately directed. Using the shaped beam can help reduce dopant usage and increase the implantation process productivity.
- the ion beam B includes a dopant that is chosen depending on the manufacturer specifications.
- the dopant for the selective emitter 108 comprises an n-type dopant such as phosphorous or arsenic.
- the ion beam B can include a p-type dopant such as Boron in an embodiment that uses an n-type pre-doped material 102 for the silicon substrate 101 .
- the selective emitter 108 is implanted to a depth and distance from the surface 107 into the pre-doped material 102 .
- the distance of the selective emitter 108 from the surface 107 is determined according to an amount of energy E 2 used in the ion beam B. The distance also depends on a dopant concentration level chosen for the ion beam B.
- the amount of energy E 2 can depend on the desired specifications for the solar cell device.
- the step 101 C includes multiple implantations using varying energy levels and varying dopant concentration levels of the ion beam B.
- the energy E 2 can be a continuum of variability to provide a tailored atomic profile. Such profile tailoring is described in further detail in a co-pending patent application Ser. No. ______ , entitled, “Formation of Solar Cell Selective Emitter Using Implant and Anneal Method,” filed Jun. 11, 2009, which is hereby incorporated in the entirety.
- An annealing step heats the silicon substrate 101 to a temperature near but well below melting and restores any damage to the crystal structure of the silicon substrate 101 caused by the ion implantation. Also, such annealing will cause activation of dopant atoms.
- a temperature and time of such annealing and activation can be as low as 400-500 degrees Celsius, which is a sufficient temperature to eliminate any di-vacancies (missing atoms of a lattice structure of the silicon substrate 101 ) and to provide enough activation of the dopant atoms.
- the annealing step can comprise furnace annealing. Alternatively, a laser annealing or flash lamp annealing can be used in place of the furnace annealing. The annealing step does not adversely affect subsequent process steps described below. In an alternative embodiment, this anneal step can be eliminated until the final anneal step below ( FIG. 6 ).
- a surface texturing process can be included with the step 101 C implantation of the selective emitter 108 .
- Surface texturing provides a good light capture and adherence to the surface contour and thus will improve a contact formation that is described below.
- the selective emitter 108 can have a resistivity in the range of 10 to 40 Ohms/square. In an exemplary embodiment, the resistivity of the selective emitter 108 comprises approximately 25 Ohms/square.
- the step 101 D illustrates the completed selective emitter structure 105 .
- FIG. 2 illustrates a method of making a selective emitter structure 205 (step 201 C) using an implantation process according to an alternative embodiment of the present invention.
- a silicon substrate 201 is provided that is pre-doped with a dopant 202 .
- the silicon substrate 201 comprises a wafer of mono, poly or multi crystalline silicon material.
- the silicon substrate comprises a 156 ⁇ 156 mm wafer.
- Other suitable substrates known to a person of ordinary skill can also be used for the silicon substrate 201 .
- the silicon substrate 201 includes a pre-doped material 202 .
- the pre-doped material 202 is pre-doped with a p-type dopant.
- the pre-doped material 202 can have a resistivity in the range of 0.5-1.5 Ohms/cm and atomic concentration of less than 5E16/cm-cube.
- the implantation system as described above, includes a high productivity for the formation of a homogeneous lightly doped region or homogeneous layer 204 .
- the homogeneous layer 204 is a high resistivity region.
- the purpose of the homogeneous layer 204 is the formation of electron-hole pairs as the result of an incidence of light. In operation, the homogeneous layer 204 requires a relatively low level of dopant (high resistivity) to facilitate the formation of charge carriers.
- An ion beam A is used for the implantation of the homogeneous layer 204 .
- the ion beam A implants the homogeneous layer 204 in a blanket fashion in the pre-doped material 202 .
- either a spot beam or wide plasma beam is used to provide full coverage across the silicon substrate 201 .
- a productivity of the implantation system comprises approximately 1000 or more wafers per hour.
- a p-n junction 203 is formed where the pre-doped material 202 and the homogeneous layer 204 intersect.
- the junction 203 can be formed a predetermined distance from a surface 207 of the silicon substrate 201 .
- the distance of the junction 203 from the surface 207 is determined according to an amount of energy E 1 used in the ion beam A.
- the amount of energy E 1 can be in the range of 1 to 150 KeV depending on the desired specifications for the solar cell device.
- the homogeneous layer 204 can have a resistivity in the range of 80 to 160 Ohms/square. In an exemplary embodiment, the resistivity of the homogeneous layer 204 comprises approximately 100 Ohms/square.
- An anneal step can be performed here and is described in further detail below at the step 201 B. Alternatively, the anneal step here can be eliminated until the final anneal step below ( FIG. 6 ).
- a hard mask 206 is used to facilitate implantation of a selective emitter 208 .
- the hard mask can be included in an implanter (not shown) of the implantation system (not shown).
- the hard mask 206 allows selective placement of dopant on the silicon substrate 201 at predetermined locations.
- the hard mask 206 can be any suitable material from which such mask are fabricated.
- the suitable material of the hard mask 206 does not affect the implantation process or the solar cell device through sputtering.
- the suitable material of the hard mask 206 is able to tolerate elevated temperatures experienced during the ion beam heating.
- the hard mask 206 can comprise Silicon or SiC. However, a person of ordinary skill will appreciate many suitable other materials.
- a suitable thickness of the hard mask 206 allows control and management of the hard mask 206 temperature during heating and cooling of the hard mask 206 .
- the placement and support of the hard mask 206 depends on the material and thickness chosen for the hard mask 206 .
- the hard mask 206 can be placed on the wafer prior to the beginning of ion implantation.
- the hard mask 206 can be directly placed on the silicon substrate surface 207 .
- a support or spacer (not shown) can be used to provide a gap between the hard mask and the silicon substrate surface 207 .
- the hard mask 206 can be an array placed off from the surface 207 .
- Openings 209 in the hard mask 206 can be a distance to produce the selective emitter 208 as large as approximately 200 microns wide. Alternately, the openings 209 can be adjusted or can be a distance to produce the selective emitter 208 as small as 50 microns wide. A distance or pitch 211 between each selective emitter 208 can be in the range of approximately 1 mm to 3 mm.
- a registration mark or fiducial markers can be scribed onto the silicon substrate 201 using the implantation system. The registration mark can be used for alignment of hard mask 206 with the silicon substrate 201 . The registration marks can be used for alignment during subsequent steps of the implantation process of the selective emitter 208 . In an alternative embodiment, a virtual center of the wafer is defined optically and the hard mask 206 and the wafer are accordingly aligned to provide a consistent and repeatable pattern on many wafers.
- an ion implantation beam ‘C’ for implanting a heavily doped region or the selective emitter 208 is shown.
- the ion beam C implants the selective emitter 208 in the homogeneous layer 204 that is not shadowed by the hard mask 206 .
- the ion beam C can be applied in a blanketing fashion over the whole silicon substrate 201 including the hard mask 206 .
- the ion beam C can be applied in a targeted fashion using a shaped beam. Using the shaped beam can help reduce dopant usage and increase the implantation process productivity.
- the ion beam C can comprise a broad shaped ion beam.
- the ion beam C can comprise a moving spot ion beam. The broad shaped ion beam and the moving spot beam can be used to facilitate forming the selective emitter 208 approaching the width of 50 microns.
- the ion beam C includes a dopant that is chosen depending on the manufacturer specifications.
- the dopant for the selective emitter 208 comprises an n-type dopant such as phosphorous or arsenic.
- the ion beam C can include a p-type dopant in an embodiment that uses an n-type pre-doped material 202 for the silicon substrate 201 .
- the selective emitter 208 is implanted to a depth and distance from the surface 207 into the pre-doped material 202 .
- the distance of the selective emitter 208 from the surface 207 is determined according to an amount of energy E 2 used in the ion beam C. The distance also depends on a dopant concentration level chosen for the ion beam C.
- the amount of energy E 2 can depend on the desired specifications for the solar cell device.
- the step 201 B includes multiple implantations using varying energy levels and varying dopant concentration levels of the ion beam C.
- the energy E 2 can be a continuum of variability to provide a tailored atomic profile. Such profile tailoring is described in further detail in a co-pending patent application Ser. No. ______ , entitled, “Formation of Solar Cell Selective Emitter Using Implant and Anneal Method,” filed Jun. 11, 2009, which is hereby incorporated in the entirety.
- An annealing step heats the silicon substrate 201 to a temperature near but well below melting and restores any damage to the crystal structure of the silicon substrate 201 caused by the ion implantation. Also, such annealing will cause activation of dopant atoms.
- a temperature and time of such annealing and activation can be as low as 400-500 degrees Celsius, which is a sufficient temperature to eliminate any di-vacancies (missing atoms of a lattice structure of the silicon substrate 201 ) and to provide enough activation of the dopant atoms.
- the annealing step can comprise furnace annealing. Alternatively, a laser annealing or flash lamp annealing can be used in place of the furnace annealing. The annealing step does not adversely affect subsequent process steps described below. In an alternative embodiment, the anneal step here can be eliminated until the final anneal step below ( FIG. 6 ).
- a surface texturing process can be included with the step 201 B implantation of the selective emitter 208 .
- Surface texturing provides a good light capture and adherence to the surface contour and thus will improve a contact formation that is described below.
- the selective emitter 208 can have a resistivity in the range of 10 to 40 Ohms/square. In an exemplary embodiment, the resistivity of the selective emitter 208 comprises approximately 25 Ohms/square.
- the step 201 C illustrates the completed selective emitter structure 205 .
- FIG. 3 illustrates a method of making a selective emitter structure (step 301 C) 305 using an implantation process according to yet another embodiment of the present invention.
- the selective emitter structure 305 is similar to the selective emitter structure 205 described above in FIG. 2 .
- a silicon substrate 301 is provided that is pre-doped with a dopant 302 .
- the silicon substrate 301 comprises a wafer of mono, poly or multi crystalline silicon material.
- the silicon substrate comprises a 156 ⁇ 156 mm wafer.
- Other suitable substrates known to a person of ordinary skill can also be used for the silicon substrate 301 .
- the silicon substrate 301 includes a pre-doped material 302 .
- the pre-doped material 302 is pre-doped with a p-type dopant.
- the pre-doped material 302 can have a resistivity in the range of 0.5-1.5 Ohms/cm and atomic concentration of less than 5E16/cm-cube.
- the implantation system as described above, includes a high productivity for the formation of a homogeneous lightly doped region or homogeneous layer 304 .
- the homogeneous layer 304 is a high resistivity region.
- the purpose of the homogeneous layer 304 is the formation of electron-hole pairs as the result of an incidence of light. In operation, the homogeneous layer 304 requires a relatively low level of dopant (high resistivity) to facilitate the formation of charge carriers.
- An ion beam A is used for the implantation of the homogeneous layer 304 .
- the ion beam A implants the homogeneous layer 304 in a blanket fashion in the pre-doped material 302 .
- either a spot beam or wide plasma beam is used to provide full coverage across the silicon substrate 301 .
- a productivity of the implantation system comprises approximately 1000 or more wafers per hour.
- a p-n junction 303 is formed where the pre-doped material 302 and the homogeneous layer 304 meet.
- the junction 303 can be formed a predetermined distance from a surface 307 of the silicon substrate 301 .
- the distance of the junction 303 from the surface 307 is determined according to an amount of energy E 1 used in the ion beam A.
- the amount of energy E 1 can be in the range of 1 to 150 KeV depending on the desired specifications for the solar cell device.
- the homogeneous layer 304 can have a resistivity in the range of 80 to 160 Ohms/square. In an exemplary embodiment, the resistivity of the homogeneous layer 304 comprises approximately 100 Ohms/square.
- An anneal step can be performed here. Alternatively, the anneal step here can be eliminated until the final anneal step below ( FIG. 6 ).
- an ion implantation beam ‘D’ is used to facilitate implantation of the selective emitter 308 .
- a registration mark or fiducial markers can be scribed onto the silicon substrate 301 using the implantation system. The registration mark can be used for alignment during the implantation process of the selective emitter 308 shown below in the step 301 B.
- the ion implantation beam D for implanting a heavily doped region or the selective emitter 308 is shown.
- the ion beam D can be applied in a targeted fashion by shaping the ion beam D using a magnetic means, an electrostatic means or a combination of these means.
- the ion beam D can be shape to a prescribed size coinciding with a width 309 of the selective emitter 308 .
- the ion beam D can be narrowed in one or both directions coinciding with a length and a width of the silicon substrate 301 .
- the ion beam D can be narrowed in one direction and scanned across the length of the silicon substrate 301 .
- the ion beam D can be elongated or fast scanned along the width of the silicon substrate 301 .
- the ion beam D can be formed in a top hat shaped beam during the implantation of the selective emitter 308 . Using the shaped beam can help reduce dopant usage and increase the implantation process productivity.
- the ion beam D can comprise a broad shaped ion beam.
- the ion beam D can comprise a shaped beam or a scanning beam without any masking to generate regions of high and low dopant by manipulation of the beam, manipulation of the wafer position or by beam pulsing. Using the shaped or scanning beam without any masking provides an additive and over lapping spread of the ion beam D.
- the ion beam D implants the selective emitter 308 in the homogeneous layer 304 at predetermined locations on the surface 307 of the silicon substrate 301 .
- the ion beam D can be shaped to provide the selective emitter 308 as large as approximately 200 microns wide. Alternately, the ion beam D can be shaped to provide the selective emitter 308 as small as 50 microns wide.
- a distance or pitch 311 between each selective emitter 308 can be in the range of approximately 1 mm to 3 mm.
- the ion beam D includes a dopant that is chosen depending on the manufacturer specifications.
- the dopant for the selective emitter 308 comprises an n-type dopant such as phosphorous or arsenic.
- the ion beam D can include a p-type dopant, such as Boron, in an embodiment that uses an n-type pre-doped material 302 for the silicon substrate 301 .
- the selective emitter 308 is implanted to a depth and distance from the surface 307 into the pre-doped material 302 . The distance of the selective emitter 308 from the surface 307 is determined according to an amount of energy E 2 used in the ion beam D.
- the distance also depends on a dopant concentration level chosen for the ion beam D.
- the amount of energy E 2 can depend on the desired specifications for the solar cell device.
- the step 301 B includes multiple implantations using varying energy levels and varying dopant concentration levels of the ion beam D.
- the energy E 2 can be a continuum of variability to provide a tailored atomic profile. Such profile tailoring is described in further detail in a co-pending patent application Ser. No. ______ , entitled, “Formation of Solar Cell Selective Emitter Using Implant and Anneal Method,” filed Jun. 11, 2009, which is hereby incorporated in the entirety.
- An annealing step heats the silicon substrate 301 to a temperature near but well below melting and restores any damage to the crystal structure of the silicon substrate 301 caused by the ion implantation. Also, such annealing will cause activation of dopant atoms.
- a temperature and time of such annealing and activation can be as low as 400-500 degrees Celsius, which is a sufficient temperature to eliminate any di-vacancies (missing atoms of a lattice structure of the silicon substrate 301 ) and to provide enough activation of the dopant atoms.
- the annealing step can comprise furnace annealing. Alternatively, a laser annealing or flash lamp annealing can be used in place of the furnace annealing. The annealing step does not adversely affect subsequent process steps described below. In an alternative embodiment, the anneal step here can be eliminated until the final anneal step below ( FIG. 6 ).
- a surface texturing process can be included with the step 301 B implantation of the selective emitter 308 .
- Surface texturing provides a good light capture and adherence to the surface contour and thus will improve a contact formation that is described below.
- the selective emitter 308 can have a resistivity in the range of 10 to 40 Ohms/square. In an exemplary embodiment, the resistivity of the selective emitter 308 comprises approximately 25 Ohms/square.
- the step 301 C illustrates the completed selective emitter structure 305 .
- the step 301 D illustrates an alternative embodiment of the completed selective emitter structure 305 A.
- the selective emitter structure 305 A is similar to the completed selective emitter structure 305 except the selective emitter structure 305 A includes a selective emitter 308 A.
- FIG. 4 illustrates the formation of a transition or a seed layer 312 according to an embodiment of the present invention.
- a contact mask 310 is formed on the selective emitter structure 305 similarly as described above in FIG. 1 .
- the contact mask 310 is formed on the surface of the selective emitter structure 305 .
- the contact mask 310 can be any suitable mask as known to a person of ordinary skill. Examples of such masks can include anti-reflective coverings, a nitride layer, an oxide layer, a screen-printing or any other suitable film.
- the contact mask 310 can be formed using processes known to a person of ordinary skill. In one embodiment, a lithography or contact printing process can be used to form the contact mask 310 .
- a physical mask similar to the hard mask 206 ( FIG. 2 ) can also be employed.
- An ion beam ‘E’ is used to implant the seed layer 312 over the selective emitter 308 .
- the ion beam E can comprise a relatively high dose of metal.
- the arrangement of the ion beam E can be similar to those described above.
- the ion beam E can comprise a shaped ion beam similarly as described above.
- the seed layer 312 can comprise a silicide layer.
- the seed layer 312 can comprise various metal implantations like, Ni, Ta, Ti, W or Cu.
- the seed layer 312 can comprise one or more layers each of a different material.
- the seed layer 312 alters a work function of a metal/semiconductor interface between the contact 314 ( FIG. 5 ) and the selective emitter 308 .
- the work function of the seed layer 312 is intermediate of a work function of the selective emitter 308 and a work function of the contact 314 ( FIG. 5 ).
- Such work function or band gap engineering can improve the metal/semiconductor interface of the contact and improve the overall performance of the solar cell 600 ( FIG. 6 ).
- the seed layer 312 is implanted to comprise a width that is slightly smaller than the width of the selective emitter 308 . The slightly smaller width of the seed layer 312 allows the lessening of contact leakage and allows the formation of a Schottky diode. Metal-to-semiconductor contacts are of great importance since they are present in every photovoltaic device.
- FIG. 5 illustrates the formation of the contact layer or contact 314 according to an embodiment of the present invention.
- the contact 314 is formed using a suitable metal material.
- the contact 314 can be formed using any well known metal deposition technique, screen printing technique or plating technique.
- An annealing step heats the silicon substrate 301 to a temperature near but well below melting and restores any damage to the crystal structure of the silicon substrate 301 caused by the ion implantation and contact formation. Also, such annealing will cause activation of dopant atoms.
- a temperature and time of such annealing and activation can be as low as 400-500 degrees Celsius, which is a sufficient temperature to eliminate any di-vacancies (missing atoms of a lattice structure of the silicon substrate 301 ) and to provide enough activation of the dopant atoms.
- the annealing step can comprise furnace annealing. Alternatively, a laser annealing or flash lamp annealing can be used in place of the furnace annealing. The annealing step does not adversely affect subsequent process steps described below. In an alternative embodiment, the anneal step here can be eliminated until the final anneal step below ( FIG. 6 ).
- FIG. 6 illustrates a solar cell 600 according to an embodiment of the present invention.
- the contact mask 310 ( FIG. 5 ) is removed such as by chemical stripping or can by ashing.
- a solution of NaOH ( ⁇ 3 wt %) or KOH ( ⁇ 3 wt %) is used for stripping the contact mask 310 with a spray of 2.4 bar of pressure at a dwell time of a few seconds at 55 degrees Celsius.
- An anti-reflective coating (ARC) or ARC film 318 can be formed over the exposed surface 307 of the silicon substrate 301 .
- the ARC film 318 can also be used for passivation of the homogeneous layer 304 .
- the ARC film 318 also acts as an anti-reflective film to increase the trapping of the incident light within the solar cell 600 .
- the ARC film 318 can improve the efficiency of the solar cell 600 .
- a simple roller system using a dual layered organic film, such as Dupont MM500 or Shell SU8 and other alternatives can be laminated on the surface 307 .
- the adhesion and continuity of the ARC film 318 is critical at this lamination stage.
- the lamination stage is conducted at a low temperature of approximately 50-100 degrees Celsius.
- rollers of the roller system are preheated and operated at a speed of 1 to 2 mm/min to ensure the silicon substrate 301 preferably does not reach temperatures above approximately 50 degrees Celsius.
- the ARC film 318 can be formed using an ion implantation beam similar as described above.
- the ARC film 318 can be formed on the surface 307 of the silicon substrate 301 above the homogeneous layer 304 .
- the ARC film 318 can be formed prior to forming the homogeneous layer 304 of the step 301 A of FIG. 3 .
- the quality of the ARC film 318 is not adversely affected by the lightly doping of the homogeneous layer 304 .
- a final anneal step similar as such annealing described above can be performed. In an exemplary embodiment, only the final anneal step is performed instead of using multiple anneal steps after each implantation as describe above.
- the solar cell 600 comprises a highly efficient light conversion efficiency in between the gridlines or contacts 314 .
- the solar cell 600 also provides a highly conductive selective emitter 308 underneath the contacts 314 and thus provide efficiency gains in the order of 1 to 2 absolute percentage points over solar cells absent of the selective emitter 308 described herein.
- FIG. 7 illustrates a solar cell 700 according to an alternative embodiment of the present invention.
- the solar cell 700 includes a pre-doped material 702 and a homogeneous layer 704 .
- the solar cell 700 comprises a selective emitter structure 705 similar to the selective emitter structure 305 A ( FIG. 3 ) described above.
- the selective emitter structure 705 includes the selective emitter 708 .
- a contact 714 is formed using ion implantation using a suitable metal material.
- the contact 714 can be formed using ion beam epitaxy or any well known metal deposition technique as described above.
- the solar cell 700 can include an anti-reflective coating (ARC) or ARC film (not shown) formed over the exposed surface 707 of the homogeneous layer 704 .
- ARC anti-reflective coating
- ARC film not shown
- FIG. 7A illustrates a solar cell 700 A according to still another embodiment of the present invention.
- a selective emitter 708 A can be significantly wider than the contact 714 as shown in FIG. 7A .
- the selective emitter 708 A advantageously reduces the potential of electrical leakage from the contact 714 to other areas of the solar cell 700 A.
- the width of the selective emitter 708 A can be increased by adjusting the dimensions of the ion beam D described above ( FIG. 3 ). Further, the width of the selective emitter 708 A can be increased by adjusting the dimensions of the contact mask 106 or the hard mask 201 described above in FIG. 1 and FIG. 2 , respectively.
- a process flow diagram 800 is shown for a method of forming a solar cell device 600 in accordance with an embodiment of the invention.
- the method begins at the step 810 .
- a silicon substrate 101 is provided that is pre-doped with a dopant 102 .
- the dopant 102 comprises a p-type dopant.
- an implantation system is used for the formation of a homogeneous layer 104 .
- the homogeneous layer 104 comprises a high resistivity region.
- An ion beam A is used for the implantation of the homogeneous layer 104 .
- the ion beam A implants the homogeneous layer 104 in a blanket fashion in the pre-doped material 102 .
- implanting the homogeneous layer 104 either a spot beam or wide plasma beam is used to provide full coverage across the silicon substrate 101 .
- a productivity of the implantation system comprises approximately 1000 or more wafers per hour.
- the homogeneous layer 104 can have a resistivity in the range of 80 to 160 Ohms/square. In an exemplary embodiment, the resistivity of the homogeneous layer 104 comprises approximately 100 Ohms/square.
- An anneal step can be performed. Alternatively, the anneal step can be eliminated.
- a heavily doped or selective emitter 108 ( FIG. 1 ) is implanted within the lightly doped homogeneous layer 104 .
- the selective emitter 108 is implanted in predetermined locations on the silicon substrate 101 .
- a contact mask 106 is used to facilitate the implantation of the selective emitter 108 using an ion implantation beam A in a blanketing fashion.
- the selective emitter 208 ( FIG. 2 ) is implanted using a hard mask 206 and a shaped ion implantation beam C.
- the selective emitter 308 ( FIG. 3 ) is implanted using the shaped ion implantation beam D in a targeted fashion.
- a registration mark can be used for alignment of the shaped ion implantation beam D during the implantation process of the selective emitter 308 .
- the implanted selective emitter 308 can be approximately 200 microns wide. Alternately, the selective emitter 308 can be formed approximately 50 microns wide.
- a distance or pitch 311 between each selective emitter 308 can be in the range of approximately 1 mm to 3 mm.
- the selective emitter 308 can have a resistivity in the range of 10 to 40 Ohms/square. In an exemplary embodiment, the resistivity of the selective emitter 308 comprises approximately 25 Ohms/square.
- An anneal step can be performed. Alternatively, the anneal step can be eliminated.
- the seed layer 312 ( FIG. 4 ) is formed according to an embodiment of the present invention.
- a contact mask 310 is formed on the surface of the selective emitter structure 305 .
- a lithography or contact printing process can be used to form the contact mask 310 .
- An ion beam E is used to implant the seed layer 312 over the selective emitter 308 .
- the ion beam E can comprise a relatively high dose of metal.
- the ion beam E can comprise a shaped ion beam similarly as those described above.
- the seed layer 312 can comprise a silicide layer.
- the seed layer 312 can comprise various metal implantations like, Ni, Ta, Ti, W or Cu.
- the seed layer 312 is implanted to comprise a width that is slightly smaller than the width of the selective emitter 308 .
- the slightly smaller width of the seed layer 312 allows the lessening of contact leakage and allows the formation of a Schottky diode.
- a contact 314 ( FIG. 5 ) is formed according to an embodiment of the present invention.
- the contact 314 is formed using ion implantation using a suitable metal material.
- the contact 314 can be formed using ion beam implantation similarly as described above.
- a dopant concentration or dopant rate similar to plasma doping can be used in forming the contact 314 .
- a beamline implantation system can be used in forming the contact 314 .
- the contact 314 can be formed using high dose rate systems such as molecular beam epitaxy, molecular beam implantation or plasma ion implantation systems.
- an additional implantation step of a much higher implantation concentration of similar or matched work function of the contact 314 can be used to further form the contact 314 .
- a subsequent deposition step can be used on the contact 314 .
- a subsequent ink jet spray step can be used in further forming the contact 314 .
- An annealing step heats the silicon substrate 301 to a temperature near but well below melting and restores any damage to the crystal structure of the silicon substrate 301 caused by the ion implantation and contact formation. Also, such annealing will cause activation of dopant atoms.
- a temperature and time of such annealing and activation can be as low as 400-500 degrees Celsius, which is a sufficient temperature to eliminate any di-vacancies (missing atoms of a lattice structure of the silicon substrate 301 ) and to provide enough activation of the dopant atoms.
- the annealing step can comprise furnace annealing. Alternatively, a laser annealing or flash lamp annealing can be used in place of the furnace annealing. The annealing step does not adversely affect subsequent process steps described below. In an exemplary embodiment, only a final anneal step is performed instead of using multiple anneal steps after each implantation as describe above.
- a completed solar cell 600 ( FIG. 6 ) according to the method 800 is provided.
- the solar cell 600 includes an anti-reflective coating (ARC) or ARC film 318 formed over the exposed surface 307 of the silicon substrate 301 .
- the ARC film 318 can be used for passivation of the homogeneous layer 304 .
- the ARC film 318 also acts as an anti-reflective film to increase the incidence of light trapped within the solar cell 600 .
- the ARC film 318 can improve the efficiency of the solar cell 600 .
- the solar cell 600 comprises a highly efficient light conversion efficiency in between the gridlines or contacts 314 .
- the solar cell 600 also provides a highly conductive selective emitter 308 underneath the contacts and thus provide efficiency gains in the order of 1 to 2 absolute percentage points over solar cells absent of the selective emitter 308 described herein.
- the method 800 ends at the step 860 .
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- High Energy & Nuclear Physics (AREA)
- Manufacturing & Machinery (AREA)
- Electromagnetism (AREA)
- Toxicology (AREA)
- Health & Medical Sciences (AREA)
- Life Sciences & Earth Sciences (AREA)
- Sustainable Development (AREA)
- Sustainable Energy (AREA)
- Spectroscopy & Molecular Physics (AREA)
- Photovoltaic Devices (AREA)
Abstract
A solar cell device and method of making are provided. The device includes a silicon substrate including a preexisting dopant. A homogeneous lightly doped region is formed on a surface of the silicon substrate to form a junction between the preexisting dopant and the lightly doped region. A heavily doped region is selectively implanted on the surface of the silicon substrate. A seed layer is formed over the heavily doped region. A metal contact is formed over the seed layer. The device can include an anti-reflective coating. In one embodiment, the heavily doped region forms a parabolic shape. The heavily doped regions can each be a width on the silicon substrate a distance in the range 50 to 200 microns. Also, the heavily doped regions can be laterally spaced on the silicon substrate a distance in the range 1 to 3 mm from each other. The seed layer can be a silicide. The silicon substrate can include fiducial markers configured for aligning the placement of the heavily doped regions during an ion implantation process.
Description
- This application claims priority to co-pending U.S. Provisional Application Ser. No. 61/131,687, filed Jun. 11, 2008, entitled “SOLAR CELL FABRICATION USING IMPLANTATION,” co-pending U.S. Provisional Application Ser. No. 61/131,688, filed Jun. 11, 2008, entitled “APPLICATIONS SPECIFIC IMPLANT SYSTEM FOR USE IN SOLAR CELL FABRICATIONS,” co-pending U.S. Provisional Application Ser. No. 61/131,698, filed Jun. 11, 2008, entitled “FORMATION OF SOLAR CELL-SELECTIVE EMITTER USING IMPLANTATION AND ANNEAL METHODS,” co-pending U.S. Provisional Application Ser. No. 61/133,028, filed Jun. 24, 2008, entitled “SOLAR CELL FABRICATION WITH FACETING AND IMPLANTATION,” and co-pending U.S. Provisional Application Ser. No. 61/210,545, filed Mar. 20, 2009, entitled “ADVANCED HIGH EFFICIENCY CRYSTALLINE SOLAR CELL FABRICATION METHOD,” which are all hereby incorporated by reference as if set forth herein.
- The present invention relates to the field of solar cells. More particularly, the present invention relates to a solar cell device and method of making.
- The use of diffusion in forming dopants on the surface of a semiconductor substrate is plagued by several problems. One problem is excess accumulation of unactivated dopants near the surface as the dopants are driven into the bulk of the semiconductor material. This excess accumulation can vary the resistivity in different regions of the semiconductor substrate and thus lead to varying light absorption capability and varying electron-hole formation and recombination performance of a solar cell. In particular, one problem encountered is the lack of utilization of the blue light as the result of formation of a “dead layer.”
- Another drawback of conventional diffusion forming systems is the difficulty in laterally positioning of the dopants across the semiconductor substrate as the line widths and wafer thicknesses become smaller. The solar cell industry is expected to require dopant lateral placements, as emitter dimensions shrink from 200 microns down to less than 50 microns. Such miniaturization is difficult or even impossible for the present methodology of diffusion and screen printing in forming solar cells. Selectively altering the resistivity of regions underneath the metal grid lines with respect to the regions in between the grid lines provides charge collection and generation advantages and thus lead to gain in efficiencies.
- Diffusion processes typically use a dopant material that is applied as a paste or sprayed onto the surface of the semiconductor substrate. The semiconductor substrate is then heated to drive the dopant to a particular depth to form a junction. The semiconductor substrate is typically heated in a diffusion furnace or a similar heating means. An n-type or p-type of a dopant can be used to form the junction depending upon the background doping type. A subsequent screen printing step is used to form contact lines onto the surface of the wafer in completing the solar cell.
- The interface of the metal contact with the semiconductor affects the performance of the solar cell. Conventionally, the junction between the metal contact and the silicon is heated to form a silicide. This heating process improves the interface, but also includes drawbacks.
- Accordingly, it is desirable to provide an improved more economical method of forming a solar cell to overcome the drawbacks of conventional solar cell manufacturing methods, allow production of solar cells with smaller dimensions and having tighter control of the dose and dopant position.
- In accordance with a first aspect of the present invention, a solar cell device is provided. The device includes a silicon substrate including a preexisting dopant. A homogeneous lightly doped region is formed on a surface of the silicon substrate over the preexisting dopant. A junction is formed between the preexisting dopant and the lightly doped region. The junction is formed a predetermined distance from the surface of the silicon substrate. A heavily doped region is selectively implanted on the surface of the silicon substrate within the lightly doped region. A seed layer is formed over the heavily doped region. A metal contact is formed over the seed layer. The device can include an anti-reflective coating.
- In an exemplary embodiment, the device includes the homogeneous lightly doped region having a resistivity in a range of 80 to 160 Ohms/square and the heavily doped region having a resistivity in a range of 10 to 40 Ohms/square. In one embodiment, the homogeneous lightly doped region includes a resistivity of approximately 100 Ohms/square and the heavily doped region includes a resistivity of approximately 25 Ohms/square. The heavily doped regions can each be a width on the silicon substrate a distance in the range 50 to 200 microns. Also, the heavily doped regions can be laterally spaced on the silicon substrate a distance in the range 1 to 3 mm from each other.
- The seed layer can be a silicide. The seed layer can also be a layer of a material including any of the materials Ni, Ta, Ti, W or Cu. The silicon substrate can include fiducial markers configured for aligning the placement of the heavily doped regions during an ion implantation process.
- In accordance with a second aspect of the present invention, a method of forming a solar cell device is provided. The method includes providing a silicon substrate including a preexisting dopant. An ion implantation process is used to form a homogeneous lightly doped region on a surface of the silicon substrate over the preexisting dopant. A junction is formed between the preexisting dopant and the lightly doped region. The junction is formed a predetermined distance from the surface of the silicon substrate. A selective ion implantation process is used to form a heavily doped region implanted on the surface of the silicon substrate within the lightly doped region. The heavily doped region is implanted at predetermined locations on the silicon substrate surface. The selective ion implantation process is used to form a seed layer over the heavily doped region. A metal contact is formed over the seed layer. The method can include forming an anti-reflective coating.
- The heavily doped region is implanted at predetermined locations on the silicon substrate surface using a physical mask. The physical mask includes openings aligned with the predetermined locations. The physical mask is formed on the surface of the silicon substrate. The physical mask is positioned at a predetermined distance above the surface of the silicon substrate during the selective ion implantation process to form the heavily doped region. In an alternative embodiment, the selective ion implantation process uses a shaped ion beam that is aligned with the predetermined locations to form the heavily doped region. In a further embodiment, such selective implantation can be done through a mask on the surface of the substrate. A combination of all the above embodiments of forming the heavily doped regions can be used.
- In an exemplary embodiment, the homogeneous lightly doped region includes a resistivity in a range of 80 to 160 Ohms/square and the homogeneous lightly doped region includes a resistivity of approximately 100 Ohms/square. The heavily doped region can include a resistivity in a range of 10 to 40 Ohms/square. In one embodiment, the heavily doped region includes a resistivity of approximately 25 Ohms/square. The heavily doped regions each include a width on the silicon substrate a distance in the range 50 to 200 microns and the heavily doped regions are laterally spaced on the silicon substrate a distance in the range 1 to 3 mm from each other.
- The seed layer is preferably a silicide. The seed layer can be a layer of a material including any of the materials Ni, Ta, Ti, W or Cu. The silicon substrate can include fiducial markers configured for aligning the placement of the heavily doped regions during the selective ion implantation process. The method includes using an annealing process on the silicon substrate having the homogeneous lightly doped region. Alternatively, the annealing process is used on the silicon substrate after forming the metal contact. Using annealing after forming the metal contact allows for lower temperature annealing than conventional processes. Thus allowing for the use of substrates or thin substrates on carriers that otherwise may degrade at higher temperatures.
- Other features of the present invention will become apparent from consideration of the following description taken in conjunction with the accompanying drawings.
- The novel features of the invention are set forth in the appended claims. However, for purposes of explanation, several embodiments of the invention are set forth in the following figures.
-
FIG. 1 illustrates a method of making a selective emitter structure of a solar cell in accordance with an embodiment of the invention. -
FIG. 2 illustrates a method of making a selective emitter structure of a solar cell in accordance with an alternative embodiment of the invention. -
FIG. 3 illustrates a method of making a selective emitter structure of a solar cell in accordance with still another embodiment of the invention. -
FIG. 4 illustrates a method of forming a seed layer of a solar cell in accordance with an embodiment of the invention. -
FIG. 5 illustrates a method of forming a contact layer of a solar cell in accordance with an embodiment of the invention. -
FIG. 6 illustrates a side view of a solar cell device in accordance with an embodiment of the invention. -
FIG. 7 illustrates a side view of a solar cell device in accordance with an alternative embodiment of the invention. -
FIG. 7A illustrates a side view of a solar cell device in accordance with still another embodiment of the invention. -
FIG. 8 illustrates a process flow diagram of forming a solar cell device in accordance with an embodiment of the invention. - In the following description, numerous details and alternatives are set forth for the purpose of explanation. However, one of ordinary skill in the art will realize that the invention can be practiced without the use of these specific details. In other instances, well-known structures and devices are shown in block diagram form in order not to obscure the description of the invention with unnecessary detail.
- The present invention uses implantation to form homogeneous and selective emitter regions. The present invention addresses the methods for the formation of solar cells and in particular formation of a selective emitter through a series of implantation processes. Presently, such ability to manipulate and place the dopant laterally is difficult with conventional diffusion or screen printing processes. The present invention selectively controls the resistance of gridlines, contacts, and selectively controls contact resistance of a metal/semiconductor interface. Moreover, the advantageous formation of a selective emitter with ion implantation allows improved performance for solar cell devices. The present invention can be applied to grown single or mono-crystalline, poly or multi-crystalline silicon as well as very thin silicon placed on a carrier (such as glass) or very thin film deposited silicon or other materials used for solar cell formation. The present invention can be extended to atomic species placement for any other material used in fabrication of junctions.
-
FIG. 1 , illustrates a method of making a selective emitter structure 105 (step 101D) using an implantation process according to an embodiment of the present invention. At thestep 101A, asilicon substrate 101 is provided that is pre-doped with adopant 102. Thesilicon substrate 101 comprises a wafer of mono or poly silicon material. In an exemplary embodiment, the silicon substrate comprises a 156×156 mm wafer. Other suitable substrates known to a person of ordinary skill can also be used for thesilicon substrate 101. In an exemplary embodiment, thesilicon substrate 101 includes apre-doped material 102. Thepre-doped material 102 is pre-doped with a p-type dopant, typically or alternatively an n-type dopant. Thepre-doped material 102 can have a resistivity in the range of 0.5-1.5 Ohms/cm and atomic concentration of less than 5E16/cm-cube. An implantation system (not shown) with a high productivity is used for the formation of a homogeneous lightly doped region orhomogeneous layer 104. Such an implantation system is the subject of a co-pending patent application Ser. No. ______ , entitled, “Application Specific Implant System for Use in Solar Cell Fabrications,” filed Jun. 11, 2009, which is hereby incorporated in the entirety. Thehomogeneous layer 104 is a high resistivity region. Thehomogeneous layer 104 allows the formation of electron-hole pairs as the result of an incidence of light. In operation, thehomogeneous layer 104 preferably uses a relatively low level of a dopant (high resistivity) to facilitate the formation of charge carriers while avoiding recombination and thus avoiding the “dead layer” effect. - An ion beam ‘A’ is used for the implantation of the
homogeneous layer 104. The ion beam A implants thehomogeneous layer 104 in a blanket fashion in thepre-doped material 102. In implanting thehomogeneous layer 104, either a spot beam or wide plasma beam is used to provide full coverage across thesilicon substrate 101. The beam can be scanned across the wafer, the wafer can be moved under the beam or a combination thereof to achieve full coverage. A productivity of the implantation system comprises approximately 1000 or more wafers per hour. - A
p-n junction 103 is formed where thepre-doped material 102 and thehomogeneous layer 104 meet. Thejunction 103 can be formed a predetermined distance from asurface 107 of thesilicon substrate 101. The distance of thejunction 103 from thesurface 107 is determined according to an amount of energy E1 used in the ion beam A. The amount of energy E1 can be in the range of 1 to 150 KeV depending on the desired specifications for the solar cell device. Thehomogeneous layer 104 can have a resistivity in the range of 80 to 160 Ohms/square. In an exemplary embodiment, the resistivity of thehomogeneous layer 104 comprises approximately 100 Ohms/square. An anneal step can be performed here and is described in further detail below at thestep 101C. Alternatively, the anneal step here can be eliminated until a final anneal step below (FIG. 6 ). - At the
step 101B, acontact mask 106 is formed on thesurface 107 of thesilicon substrate 101. Thecontact mask 106 allows selective placement of dopant in thesilicon substrate 101 at predetermined locations. Thecontact mask 106 can be any suitable mask known to a person of ordinary skill. Examples of such masks can include photo-resist, a nitride layer, an oxide layer, a screen-printing or any other suitable film. Thecontact mask 106 can be formed using processes known to a person of ordinary skill. In one embodiment, a lithography or contact printing process can be used to form thecontact mask 106.Openings 109 in thecontact mask 106 can be a dimension as large as approximately 200 microns wide. Alternately, theopenings 109 can be a dimension as small as 50 microns wide. Aselective emitter 108 of the same size as theopenings 109 can be formed by implanting dopant therethrough within thesilicon substrate 101. A distance or pitch 111 (Step 101C) between each selective emitter 108 (Step 101C) can be in the range of approximately 1 mm to 3 mm. - The
step 101C illustrates using an ion implantation beam ‘B’ for implanting a heavily doped region for theselective emitter 108. The ion beam B implants theselective emitter 108 in thehomogeneous layer 104 that is not protected by thecontact mask 106. The ion beam B can be applied in a blanketing fashion over thewhole silicon substrate 101 wherein thecontact mask 106 will prevent ions from entering the substrate. Alternatively, the ion beam B can be applied in a targeted fashion using a shaped beam that is appropriately directed. Using the shaped beam can help reduce dopant usage and increase the implantation process productivity. The ion beam B includes a dopant that is chosen depending on the manufacturer specifications. In an exemplary embodiment, the dopant for theselective emitter 108 comprises an n-type dopant such as phosphorous or arsenic. Alternatively, the ion beam B can include a p-type dopant such as Boron in an embodiment that uses an n-type pre-doped material 102 for thesilicon substrate 101. Theselective emitter 108 is implanted to a depth and distance from thesurface 107 into thepre-doped material 102. The distance of theselective emitter 108 from thesurface 107 is determined according to an amount of energy E2 used in the ion beam B. The distance also depends on a dopant concentration level chosen for the ion beam B. The amount of energy E2 can depend on the desired specifications for the solar cell device. In an alternative embodiment, thestep 101C includes multiple implantations using varying energy levels and varying dopant concentration levels of the ion beam B. In one embodiment, the energy E2 can be a continuum of variability to provide a tailored atomic profile. Such profile tailoring is described in further detail in a co-pending patent application Ser. No. ______ , entitled, “Formation of Solar Cell Selective Emitter Using Implant and Anneal Method,” filed Jun. 11, 2009, which is hereby incorporated in the entirety. - An annealing step heats the
silicon substrate 101 to a temperature near but well below melting and restores any damage to the crystal structure of thesilicon substrate 101 caused by the ion implantation. Also, such annealing will cause activation of dopant atoms. A temperature and time of such annealing and activation can be as low as 400-500 degrees Celsius, which is a sufficient temperature to eliminate any di-vacancies (missing atoms of a lattice structure of the silicon substrate 101) and to provide enough activation of the dopant atoms. The annealing step can comprise furnace annealing. Alternatively, a laser annealing or flash lamp annealing can be used in place of the furnace annealing. The annealing step does not adversely affect subsequent process steps described below. In an alternative embodiment, this anneal step can be eliminated until the final anneal step below (FIG. 6 ). - A surface texturing process can be included with the
step 101C implantation of theselective emitter 108. Surface texturing provides a good light capture and adherence to the surface contour and thus will improve a contact formation that is described below. Theselective emitter 108 can have a resistivity in the range of 10 to 40 Ohms/square. In an exemplary embodiment, the resistivity of theselective emitter 108 comprises approximately 25 Ohms/square. - The
step 101D illustrates the completedselective emitter structure 105. -
FIG. 2 , illustrates a method of making a selective emitter structure 205 (step 201C) using an implantation process according to an alternative embodiment of the present invention. Similar to that described above inFIG. 1 , at thestep 201A, asilicon substrate 201 is provided that is pre-doped with adopant 202. Thesilicon substrate 201 comprises a wafer of mono, poly or multi crystalline silicon material. In an exemplary embodiment, the silicon substrate comprises a 156×156 mm wafer. Other suitable substrates known to a person of ordinary skill can also be used for thesilicon substrate 201. In an exemplary embodiment, thesilicon substrate 201 includes apre-doped material 202. Thepre-doped material 202 is pre-doped with a p-type dopant. Thepre-doped material 202 can have a resistivity in the range of 0.5-1.5 Ohms/cm and atomic concentration of less than 5E16/cm-cube. The implantation system as described above, includes a high productivity for the formation of a homogeneous lightly doped region orhomogeneous layer 204. Thehomogeneous layer 204 is a high resistivity region. The purpose of thehomogeneous layer 204 is the formation of electron-hole pairs as the result of an incidence of light. In operation, thehomogeneous layer 204 requires a relatively low level of dopant (high resistivity) to facilitate the formation of charge carriers. An ion beam A is used for the implantation of thehomogeneous layer 204. The ion beam A implants thehomogeneous layer 204 in a blanket fashion in thepre-doped material 202. In implanting thehomogeneous layer 204, either a spot beam or wide plasma beam is used to provide full coverage across thesilicon substrate 201. A productivity of the implantation system comprises approximately 1000 or more wafers per hour. - A
p-n junction 203 is formed where thepre-doped material 202 and thehomogeneous layer 204 intersect. Thejunction 203 can be formed a predetermined distance from asurface 207 of thesilicon substrate 201. The distance of thejunction 203 from thesurface 207 is determined according to an amount of energy E1 used in the ion beam A. The amount of energy E1 can be in the range of 1 to 150 KeV depending on the desired specifications for the solar cell device. Thehomogeneous layer 204 can have a resistivity in the range of 80 to 160 Ohms/square. In an exemplary embodiment, the resistivity of thehomogeneous layer 204 comprises approximately 100 Ohms/square. An anneal step can be performed here and is described in further detail below at thestep 201B. Alternatively, the anneal step here can be eliminated until the final anneal step below (FIG. 6 ). - At the
step 201B ahard mask 206 is used to facilitate implantation of aselective emitter 208. The hard mask can be included in an implanter (not shown) of the implantation system (not shown). Thehard mask 206 allows selective placement of dopant on thesilicon substrate 201 at predetermined locations. Thehard mask 206 can be any suitable material from which such mask are fabricated. The suitable material of thehard mask 206 does not affect the implantation process or the solar cell device through sputtering. The suitable material of thehard mask 206 is able to tolerate elevated temperatures experienced during the ion beam heating. In one embodiment, thehard mask 206 can comprise Silicon or SiC. However, a person of ordinary skill will appreciate many suitable other materials. A suitable thickness of thehard mask 206 allows control and management of thehard mask 206 temperature during heating and cooling of thehard mask 206. The placement and support of thehard mask 206 depends on the material and thickness chosen for thehard mask 206. Thehard mask 206 can be placed on the wafer prior to the beginning of ion implantation. Thehard mask 206 can be directly placed on thesilicon substrate surface 207. Alternatively, a support or spacer (not shown) can be used to provide a gap between the hard mask and thesilicon substrate surface 207. In another embodiment, thehard mask 206 can be an array placed off from thesurface 207. -
Openings 209 in thehard mask 206 can be a distance to produce theselective emitter 208 as large as approximately 200 microns wide. Alternately, theopenings 209 can be adjusted or can be a distance to produce theselective emitter 208 as small as 50 microns wide. A distance or pitch 211 between eachselective emitter 208 can be in the range of approximately 1 mm to 3 mm. A registration mark or fiducial markers can be scribed onto thesilicon substrate 201 using the implantation system. The registration mark can be used for alignment ofhard mask 206 with thesilicon substrate 201. The registration marks can be used for alignment during subsequent steps of the implantation process of theselective emitter 208. In an alternative embodiment, a virtual center of the wafer is defined optically and thehard mask 206 and the wafer are accordingly aligned to provide a consistent and repeatable pattern on many wafers. - Still referring to the
step 201B, an ion implantation beam ‘C’ for implanting a heavily doped region or theselective emitter 208 is shown. The ion beam C implants theselective emitter 208 in thehomogeneous layer 204 that is not shadowed by thehard mask 206. The ion beam C can be applied in a blanketing fashion over thewhole silicon substrate 201 including thehard mask 206. Alternatively, the ion beam C can be applied in a targeted fashion using a shaped beam. Using the shaped beam can help reduce dopant usage and increase the implantation process productivity. In an exemplary embodiment, the ion beam C can comprise a broad shaped ion beam. In another embodiment, the ion beam C can comprise a moving spot ion beam. The broad shaped ion beam and the moving spot beam can be used to facilitate forming theselective emitter 208 approaching the width of 50 microns. - The ion beam C includes a dopant that is chosen depending on the manufacturer specifications. In an exemplary embodiment, the dopant for the
selective emitter 208 comprises an n-type dopant such as phosphorous or arsenic. Alternatively, the ion beam C can include a p-type dopant in an embodiment that uses an n-type pre-doped material 202 for thesilicon substrate 201. Theselective emitter 208 is implanted to a depth and distance from thesurface 207 into thepre-doped material 202. The distance of theselective emitter 208 from thesurface 207 is determined according to an amount of energy E2 used in the ion beam C. The distance also depends on a dopant concentration level chosen for the ion beam C. The amount of energy E2 can depend on the desired specifications for the solar cell device. In an alternative embodiment, thestep 201B includes multiple implantations using varying energy levels and varying dopant concentration levels of the ion beam C. In one embodiment, the energy E2 can be a continuum of variability to provide a tailored atomic profile. Such profile tailoring is described in further detail in a co-pending patent application Ser. No. ______ , entitled, “Formation of Solar Cell Selective Emitter Using Implant and Anneal Method,” filed Jun. 11, 2009, which is hereby incorporated in the entirety. - An annealing step heats the
silicon substrate 201 to a temperature near but well below melting and restores any damage to the crystal structure of thesilicon substrate 201 caused by the ion implantation. Also, such annealing will cause activation of dopant atoms. A temperature and time of such annealing and activation can be as low as 400-500 degrees Celsius, which is a sufficient temperature to eliminate any di-vacancies (missing atoms of a lattice structure of the silicon substrate 201) and to provide enough activation of the dopant atoms. The annealing step can comprise furnace annealing. Alternatively, a laser annealing or flash lamp annealing can be used in place of the furnace annealing. The annealing step does not adversely affect subsequent process steps described below. In an alternative embodiment, the anneal step here can be eliminated until the final anneal step below (FIG. 6 ). - A surface texturing process can be included with the
step 201B implantation of theselective emitter 208. Surface texturing provides a good light capture and adherence to the surface contour and thus will improve a contact formation that is described below. Theselective emitter 208 can have a resistivity in the range of 10 to 40 Ohms/square. In an exemplary embodiment, the resistivity of theselective emitter 208 comprises approximately 25 Ohms/square. - The
step 201C illustrates the completedselective emitter structure 205. -
FIG. 3 , illustrates a method of making a selective emitter structure (step 301C) 305 using an implantation process according to yet another embodiment of the present invention. Theselective emitter structure 305 is similar to theselective emitter structure 205 described above inFIG. 2 . At thestep 301A, asilicon substrate 301 is provided that is pre-doped with adopant 302. Thesilicon substrate 301 comprises a wafer of mono, poly or multi crystalline silicon material. In an exemplary embodiment, the silicon substrate comprises a 156×156 mm wafer. Other suitable substrates known to a person of ordinary skill can also be used for thesilicon substrate 301. In an exemplary embodiment, thesilicon substrate 301 includes apre-doped material 302. Thepre-doped material 302 is pre-doped with a p-type dopant. Thepre-doped material 302 can have a resistivity in the range of 0.5-1.5 Ohms/cm and atomic concentration of less than 5E16/cm-cube. The implantation system as described above, includes a high productivity for the formation of a homogeneous lightly doped region orhomogeneous layer 304. Thehomogeneous layer 304 is a high resistivity region. The purpose of thehomogeneous layer 304 is the formation of electron-hole pairs as the result of an incidence of light. In operation, thehomogeneous layer 304 requires a relatively low level of dopant (high resistivity) to facilitate the formation of charge carriers. An ion beam A is used for the implantation of thehomogeneous layer 304. The ion beam A implants thehomogeneous layer 304 in a blanket fashion in thepre-doped material 302. In implanting thehomogeneous layer 304, either a spot beam or wide plasma beam is used to provide full coverage across thesilicon substrate 301. A productivity of the implantation system comprises approximately 1000 or more wafers per hour. - A
p-n junction 303 is formed where thepre-doped material 302 and thehomogeneous layer 304 meet. Thejunction 303 can be formed a predetermined distance from asurface 307 of thesilicon substrate 301. The distance of thejunction 303 from thesurface 307 is determined according to an amount of energy E1 used in the ion beam A. The amount of energy E1 can be in the range of 1 to 150 KeV depending on the desired specifications for the solar cell device. Thehomogeneous layer 304 can have a resistivity in the range of 80 to 160 Ohms/square. In an exemplary embodiment, the resistivity of thehomogeneous layer 304 comprises approximately 100 Ohms/square. An anneal step can be performed here. Alternatively, the anneal step here can be eliminated until the final anneal step below (FIG. 6 ). - At the
step 301B an ion implantation beam ‘D’ is used to facilitate implantation of theselective emitter 308. A registration mark or fiducial markers can be scribed onto thesilicon substrate 301 using the implantation system. The registration mark can be used for alignment during the implantation process of theselective emitter 308 shown below in thestep 301B. - Still referring to the
step 301B, the ion implantation beam D for implanting a heavily doped region or theselective emitter 308 is shown. The ion beam D can be applied in a targeted fashion by shaping the ion beam D using a magnetic means, an electrostatic means or a combination of these means. The ion beam D can be shape to a prescribed size coinciding with awidth 309 of theselective emitter 308. The ion beam D can be narrowed in one or both directions coinciding with a length and a width of thesilicon substrate 301. The ion beam D can be narrowed in one direction and scanned across the length of thesilicon substrate 301. Alternatively, the ion beam D can be elongated or fast scanned along the width of thesilicon substrate 301. In another embodiment, the ion beam D can be formed in a top hat shaped beam during the implantation of theselective emitter 308. Using the shaped beam can help reduce dopant usage and increase the implantation process productivity. In an exemplary embodiment, the ion beam D can comprise a broad shaped ion beam. In an exemplary embodiment, the ion beam D can comprise a shaped beam or a scanning beam without any masking to generate regions of high and low dopant by manipulation of the beam, manipulation of the wafer position or by beam pulsing. Using the shaped or scanning beam without any masking provides an additive and over lapping spread of the ion beam D. - The ion beam D implants the
selective emitter 308 in thehomogeneous layer 304 at predetermined locations on thesurface 307 of thesilicon substrate 301. The ion beam D can be shaped to provide theselective emitter 308 as large as approximately 200 microns wide. Alternately, the ion beam D can be shaped to provide theselective emitter 308 as small as 50 microns wide. A distance or pitch 311 between eachselective emitter 308 can be in the range of approximately 1 mm to 3 mm. - The ion beam D includes a dopant that is chosen depending on the manufacturer specifications. In an exemplary embodiment, the dopant for the
selective emitter 308 comprises an n-type dopant such as phosphorous or arsenic. Alternatively, the ion beam D can include a p-type dopant, such as Boron, in an embodiment that uses an n-type pre-doped material 302 for thesilicon substrate 301. Theselective emitter 308 is implanted to a depth and distance from thesurface 307 into thepre-doped material 302. The distance of theselective emitter 308 from thesurface 307 is determined according to an amount of energy E2 used in the ion beam D. The distance also depends on a dopant concentration level chosen for the ion beam D. The amount of energy E2 can depend on the desired specifications for the solar cell device. In an alternative embodiment, thestep 301B includes multiple implantations using varying energy levels and varying dopant concentration levels of the ion beam D. In one embodiment, the energy E2 can be a continuum of variability to provide a tailored atomic profile. Such profile tailoring is described in further detail in a co-pending patent application Ser. No. ______ , entitled, “Formation of Solar Cell Selective Emitter Using Implant and Anneal Method,” filed Jun. 11, 2009, which is hereby incorporated in the entirety. - An annealing step heats the
silicon substrate 301 to a temperature near but well below melting and restores any damage to the crystal structure of thesilicon substrate 301 caused by the ion implantation. Also, such annealing will cause activation of dopant atoms. A temperature and time of such annealing and activation can be as low as 400-500 degrees Celsius, which is a sufficient temperature to eliminate any di-vacancies (missing atoms of a lattice structure of the silicon substrate 301) and to provide enough activation of the dopant atoms. The annealing step can comprise furnace annealing. Alternatively, a laser annealing or flash lamp annealing can be used in place of the furnace annealing. The annealing step does not adversely affect subsequent process steps described below. In an alternative embodiment, the anneal step here can be eliminated until the final anneal step below (FIG. 6 ). - A surface texturing process can be included with the
step 301B implantation of theselective emitter 308. Surface texturing provides a good light capture and adherence to the surface contour and thus will improve a contact formation that is described below. Theselective emitter 308 can have a resistivity in the range of 10 to 40 Ohms/square. In an exemplary embodiment, the resistivity of theselective emitter 308 comprises approximately 25 Ohms/square. - The
step 301C illustrates the completedselective emitter structure 305. Thestep 301D illustrates an alternative embodiment of the completedselective emitter structure 305A. Theselective emitter structure 305A is similar to the completedselective emitter structure 305 except theselective emitter structure 305A includes a selective emitter 308A. -
FIG. 4 illustrates the formation of a transition or aseed layer 312 according to an embodiment of the present invention. Acontact mask 310 is formed on theselective emitter structure 305 similarly as described above inFIG. 1 . Thecontact mask 310 is formed on the surface of theselective emitter structure 305. Thecontact mask 310 can be any suitable mask as known to a person of ordinary skill. Examples of such masks can include anti-reflective coverings, a nitride layer, an oxide layer, a screen-printing or any other suitable film. Thecontact mask 310 can be formed using processes known to a person of ordinary skill. In one embodiment, a lithography or contact printing process can be used to form thecontact mask 310. A physical mask similar to the hard mask 206 (FIG. 2 ) can also be employed. - An ion beam ‘E’ is used to implant the
seed layer 312 over theselective emitter 308. The ion beam E can comprise a relatively high dose of metal. The arrangement of the ion beam E can be similar to those described above. The ion beam E can comprise a shaped ion beam similarly as described above. Theseed layer 312 can comprise a silicide layer. Theseed layer 312 can comprise various metal implantations like, Ni, Ta, Ti, W or Cu. In an exemplary embodiment, theseed layer 312 can comprise one or more layers each of a different material. Theseed layer 312 alters a work function of a metal/semiconductor interface between the contact 314 (FIG. 5 ) and theselective emitter 308. In an exemplary embodiment, the work function of theseed layer 312 is intermediate of a work function of theselective emitter 308 and a work function of the contact 314 (FIG. 5 ). Such work function or band gap engineering can improve the metal/semiconductor interface of the contact and improve the overall performance of the solar cell 600 (FIG. 6 ). In an exemplary embodiment, theseed layer 312 is implanted to comprise a width that is slightly smaller than the width of theselective emitter 308. The slightly smaller width of theseed layer 312 allows the lessening of contact leakage and allows the formation of a Schottky diode. Metal-to-semiconductor contacts are of great importance since they are present in every photovoltaic device. They can behave either as a Schottky barrier or as an ohmic contact dependent on the characteristics of the metal/semiconductor interface. The control and management of the metal/semiconductor interface is of great benefit in improving the performance of the solar cell 600 (FIG. 6 ). -
FIG. 5 illustrates the formation of the contact layer or contact 314 according to an embodiment of the present invention. Thecontact 314 is formed using a suitable metal material. Thecontact 314 can be formed using any well known metal deposition technique, screen printing technique or plating technique. - An annealing step heats the
silicon substrate 301 to a temperature near but well below melting and restores any damage to the crystal structure of thesilicon substrate 301 caused by the ion implantation and contact formation. Also, such annealing will cause activation of dopant atoms. A temperature and time of such annealing and activation can be as low as 400-500 degrees Celsius, which is a sufficient temperature to eliminate any di-vacancies (missing atoms of a lattice structure of the silicon substrate 301) and to provide enough activation of the dopant atoms. The annealing step can comprise furnace annealing. Alternatively, a laser annealing or flash lamp annealing can be used in place of the furnace annealing. The annealing step does not adversely affect subsequent process steps described below. In an alternative embodiment, the anneal step here can be eliminated until the final anneal step below (FIG. 6 ). -
FIG. 6 illustrates asolar cell 600 according to an embodiment of the present invention. The contact mask 310 (FIG. 5 ) is removed such as by chemical stripping or can by ashing. In an exemplary embodiment, a solution of NaOH (<3 wt %) or KOH (<3 wt %) is used for stripping thecontact mask 310 with a spray of 2.4 bar of pressure at a dwell time of a few seconds at 55 degrees Celsius. A person of ordinary skill will appreciate other suitable solutions for stripping thecontact mask 310. An anti-reflective coating (ARC) orARC film 318 can be formed over the exposedsurface 307 of thesilicon substrate 301. TheARC film 318 can also be used for passivation of thehomogeneous layer 304. TheARC film 318 also acts as an anti-reflective film to increase the trapping of the incident light within thesolar cell 600. Thus, theARC film 318 can improve the efficiency of thesolar cell 600. A simple roller system using a dual layered organic film, such as Dupont MM500 or Shell SU8 and other alternatives can be laminated on thesurface 307. The adhesion and continuity of theARC film 318 is critical at this lamination stage. The lamination stage is conducted at a low temperature of approximately 50-100 degrees Celsius. In an exemplary embodiment, rollers of the roller system are preheated and operated at a speed of 1 to 2 mm/min to ensure thesilicon substrate 301 preferably does not reach temperatures above approximately 50 degrees Celsius. - In an alternative embodiment, the
ARC film 318 can be formed using an ion implantation beam similar as described above. TheARC film 318 can be formed on thesurface 307 of thesilicon substrate 301 above thehomogeneous layer 304. In an alternative embodiment, theARC film 318 can be formed prior to forming thehomogeneous layer 304 of thestep 301A ofFIG. 3 . The quality of theARC film 318 is not adversely affected by the lightly doping of thehomogeneous layer 304. A final anneal step similar as such annealing described above can be performed. In an exemplary embodiment, only the final anneal step is performed instead of using multiple anneal steps after each implantation as describe above. - The
solar cell 600 comprises a highly efficient light conversion efficiency in between the gridlines orcontacts 314. Thesolar cell 600 also provides a highly conductiveselective emitter 308 underneath thecontacts 314 and thus provide efficiency gains in the order of 1 to 2 absolute percentage points over solar cells absent of theselective emitter 308 described herein. -
FIG. 7 illustrates asolar cell 700 according to an alternative embodiment of the present invention. Thesolar cell 700 includes apre-doped material 702 and ahomogeneous layer 704. Thesolar cell 700 comprises aselective emitter structure 705 similar to theselective emitter structure 305A (FIG. 3 ) described above. Theselective emitter structure 705 includes theselective emitter 708. Acontact 714 is formed using ion implantation using a suitable metal material. Thecontact 714 can be formed using ion beam epitaxy or any well known metal deposition technique as described above. In an alternative embodiment, thesolar cell 700 can include an anti-reflective coating (ARC) or ARC film (not shown) formed over the exposedsurface 707 of thehomogeneous layer 704. Thus, the charge carriers are advantageously coupled to thecontact 714 of thesolar cell 700. -
FIG. 7A illustrates asolar cell 700A according to still another embodiment of the present invention. Aselective emitter 708A can be significantly wider than thecontact 714 as shown inFIG. 7A . Theselective emitter 708A advantageously reduces the potential of electrical leakage from thecontact 714 to other areas of thesolar cell 700A. The width of theselective emitter 708A can be increased by adjusting the dimensions of the ion beam D described above (FIG. 3 ). Further, the width of theselective emitter 708A can be increased by adjusting the dimensions of thecontact mask 106 or thehard mask 201 described above inFIG. 1 andFIG. 2 , respectively. - Turning to
FIG. 8 , with reference toFIG. 1 toFIG. 7A , a process flow diagram 800 is shown for a method of forming asolar cell device 600 in accordance with an embodiment of the invention. The method begins at thestep 810. Asilicon substrate 101 is provided that is pre-doped with adopant 102. In an exemplary embodiment, thedopant 102 comprises a p-type dopant. At thestep 820, an implantation system is used for the formation of ahomogeneous layer 104. Thehomogeneous layer 104 comprises a high resistivity region. An ion beam A is used for the implantation of thehomogeneous layer 104. The ion beam A implants thehomogeneous layer 104 in a blanket fashion in thepre-doped material 102. In implanting thehomogeneous layer 104, either a spot beam or wide plasma beam is used to provide full coverage across thesilicon substrate 101. A productivity of the implantation system comprises approximately 1000 or more wafers per hour. Thehomogeneous layer 104 can have a resistivity in the range of 80 to 160 Ohms/square. In an exemplary embodiment, the resistivity of thehomogeneous layer 104 comprises approximately 100 Ohms/square. An anneal step can be performed. Alternatively, the anneal step can be eliminated. - At the
step 830, a heavily doped or selective emitter 108 (FIG. 1 ) is implanted within the lightly dopedhomogeneous layer 104. Theselective emitter 108 is implanted in predetermined locations on thesilicon substrate 101. In an exemplary embodiment, acontact mask 106 is used to facilitate the implantation of theselective emitter 108 using an ion implantation beam A in a blanketing fashion. In an alternative embodiment, the selective emitter 208 (FIG. 2 ) is implanted using ahard mask 206 and a shaped ion implantation beam C. In still another embodiment, the selective emitter 308 (FIG. 3 ) is implanted using the shaped ion implantation beam D in a targeted fashion. A registration mark can be used for alignment of the shaped ion implantation beam D during the implantation process of theselective emitter 308. The implantedselective emitter 308 can be approximately 200 microns wide. Alternately, theselective emitter 308 can be formed approximately 50 microns wide. A distance or pitch 311 between eachselective emitter 308 can be in the range of approximately 1 mm to 3 mm. Theselective emitter 308 can have a resistivity in the range of 10 to 40 Ohms/square. In an exemplary embodiment, the resistivity of theselective emitter 308 comprises approximately 25 Ohms/square. An anneal step can be performed. Alternatively, the anneal step can be eliminated. - At the
step 840, the seed layer 312 (FIG. 4 ) is formed according to an embodiment of the present invention. Acontact mask 310 is formed on the surface of theselective emitter structure 305. In one embodiment, a lithography or contact printing process can be used to form thecontact mask 310. An ion beam E is used to implant theseed layer 312 over theselective emitter 308. The ion beam E can comprise a relatively high dose of metal. The ion beam E can comprise a shaped ion beam similarly as those described above. Theseed layer 312 can comprise a silicide layer. Theseed layer 312 can comprise various metal implantations like, Ni, Ta, Ti, W or Cu. In an exemplary embodiment, theseed layer 312 is implanted to comprise a width that is slightly smaller than the width of theselective emitter 308. The slightly smaller width of theseed layer 312 allows the lessening of contact leakage and allows the formation of a Schottky diode. - At the
step 850, a contact 314 (FIG. 5 ) is formed according to an embodiment of the present invention. Thecontact 314 is formed using ion implantation using a suitable metal material. Thecontact 314 can be formed using ion beam implantation similarly as described above. A dopant concentration or dopant rate similar to plasma doping can be used in forming thecontact 314. Alternatively, a beamline implantation system can be used in forming thecontact 314. In still another embodiment, thecontact 314 can be formed using high dose rate systems such as molecular beam epitaxy, molecular beam implantation or plasma ion implantation systems. Subsequent to implantation of thecontact 314, an additional implantation step of a much higher implantation concentration of similar or matched work function of thecontact 314 can be used to further form thecontact 314. Alternatively, a subsequent deposition step can be used on thecontact 314. In still another embodiment, a subsequent ink jet spray step can be used in further forming thecontact 314. - An annealing step heats the
silicon substrate 301 to a temperature near but well below melting and restores any damage to the crystal structure of thesilicon substrate 301 caused by the ion implantation and contact formation. Also, such annealing will cause activation of dopant atoms. A temperature and time of such annealing and activation can be as low as 400-500 degrees Celsius, which is a sufficient temperature to eliminate any di-vacancies (missing atoms of a lattice structure of the silicon substrate 301) and to provide enough activation of the dopant atoms. The annealing step can comprise furnace annealing. Alternatively, a laser annealing or flash lamp annealing can be used in place of the furnace annealing. The annealing step does not adversely affect subsequent process steps described below. In an exemplary embodiment, only a final anneal step is performed instead of using multiple anneal steps after each implantation as describe above. - A completed solar cell 600 (
FIG. 6 ) according to themethod 800 is provided. Thesolar cell 600 includes an anti-reflective coating (ARC) orARC film 318 formed over the exposedsurface 307 of thesilicon substrate 301. TheARC film 318 can be used for passivation of thehomogeneous layer 304. TheARC film 318 also acts as an anti-reflective film to increase the incidence of light trapped within thesolar cell 600. Thus, theARC film 318 can improve the efficiency of thesolar cell 600. Thesolar cell 600 comprises a highly efficient light conversion efficiency in between the gridlines orcontacts 314. Thesolar cell 600 also provides a highly conductiveselective emitter 308 underneath the contacts and thus provide efficiency gains in the order of 1 to 2 absolute percentage points over solar cells absent of theselective emitter 308 described herein. Themethod 800 ends at thestep 860. - While the invention has been described with reference to numerous specific details, one of ordinary skill in the art will recognize that the invention can be embodied in other specific forms without departing from the spirit of the invention. Thus, one of ordinary skill in the art will understand that the invention is not to be limited by the foregoing illustrative details, but rather is to be defined by the appended claims.
Claims (45)
1. A solar cell device comprising:
a silicon substrate including a preexisting dopant included therein;
a homogeneous lightly doped region formed on a surface of the silicon substrate over the preexisting dopant, thereby forming a junction between the preexisting dopant and the lightly doped region;
a heavily doped selectively implanted region on the surface of the silicon substrate within the lightly doped region;
a seed layer formed over the heavily doped region; and
a metal contact formed over the seed layer.
2. The device of claim 1 , wherein the homogenous lightly doped region is uniformly implanted.
3. The device of claim 1 , further comprising an anti-reflective coating on top of the lightly doped region.
4. The device of claim 1 , wherein the homogeneous lightly doped region comprises a resistivity in a range of 80 to 160 Ohms/square.
5. The device of claim 4 , wherein the homogeneous lightly doped region comprises a resistivity approximately 100 Ohms/square.
6. The device of claim 1 , wherein the heavily doped region comprises a resistivity in a range of 10 to 40 Ohms/square.
7. The device of claim 6 , wherein the heavily doped region comprises a resistivity approximately 25 Ohms/square.
8. The device of claim 1 , wherein the junction is formed a predetermined distance from the surface of the silicon substrate.
9. The device of claim 1 , wherein the seed layer comprises a silicide.
10. The device of claim 1 , wherein the seed layer is formed by implanting a material from the group consisting of one or more of Ni, Ta, Ti, W or Cu.
11. The device of claim 1 , wherein the heavily doped regions each comprise a width on the silicon substrate a distance in the range 50 to 200 microns.
12. The device of claim 1 , wherein the heavily doped regions are laterally spaced on the silicon substrate a distance in the range 1 to 3 mm from each other.
13. The device of claim 1 , wherein the silicon substrate includes fiducial markers configured for aligning the placement of the heavily doped regions during an ion implantation process.
14. A method of forming a solar cell device comprising the steps of:
providing a silicon substrate including a preexisting dopant included therein;
using an ion implantation process to form a homogeneous lightly doped region on a surface of the silicon substrate over the preexisting dopant, thereby forming a junction between the preexisting dopant and the lightly doped region;
using a selective ion implantation process to form a heavily doped region implanted on the surface of the silicon substrate within the lightly doped region, the heavily doped region being implanted at predetermined locations on the silicon substrate surface;
using the selective ion implantation process to form a seed layer over the heavily doped region; and
using the selective ion implantation process to form a metal contact over the seed layer.
15. The method of claim 14 , further comprising using the selective ion implantation process to form an anti-reflective coating.
16. The method of claim 14 , wherein the heavily doped region is implanted at predetermined locations on the silicon substrate surface using a physical mask, the physical mask having openings aligned with the predetermined locations.
17. The method of claim 16 , wherein the physical mask is formed on the surface of the silicon substrate.
18. The method of claim 16 , wherein the physical mask is positioned a predetermined distance above the surface of the silicon substrate during the selective ion implantation process to form the heavily doped region.
19. The method of claim 14 , wherein the selective ion implantation process uses a shaped ion beam that is aligned with the predetermined locations to form the heavily doped region.
20. The method of claim 14 , wherein the homogeneous lightly doped region comprises a resistivity in a range of 80 to 160 Ohms/square.
21. The method of claim 20 , wherein the homogeneous lightly doped region comprises a resistivity approximately 100 Ohms/square.
22. The method of claim 14 , wherein the heavily doped region comprises a resistivity in a range of 10 to 40 Ohms/square.
23. The method of claim 22 , wherein the heavily doped region comprises a resistivity approximately 25 Ohms/square.
24. The method of claim 14 , wherein the junction is formed a predetermined distance from the surface of the silicon substrate.
25. The method of claim 14 , wherein the seed layer comprises a silicide.
26. The method of claim 14 , wherein the seed layer comprises a layer of a material, wherein the material is Ni, Ta, Ti, W or Cu.
27. The method of claim 14 , wherein the heavily doped regions each comprise a width on the silicon substrate a distance in the range 50 to 200 microns.
28. The method of claim 14 , wherein the heavily doped regions are laterally spaced on the silicon substrate a distance in the range 1 to 3 mm from each other.
29. The method of claim 14 , wherein the silicon substrate includes fiducial markers configured for aligning the placement of the heavily doped regions during the selective ion implantation process.
30. The method of claim 14 , further comprising using an annealing process on the silicon substrate having the homogeneous lightly doped region.
31. The method of claim 14 , further comprising using an annealing process on the silicon substrate after forming the metal contact.
32. A solar cell device comprising:
a silicon substrate including a preexisting dopant included therein;
a homogeneous lightly doped region formed on a surface of the silicon substrate over the preexisting dopant, thereby forming a junction between the preexisting dopant and the lightly doped region;
a heavily doped region selectively implanted on the surface of the silicon substrate within the lightly doped region, the heavily doped region being as a function of distance from the surface of the silicon substrate; and
a metal contact formed over the heavily doped region.
33. The device of claim 32 , further comprising a seed layer formed over the heavily doped region and beneath the metal contact.
34. The device of claim 32 , further comprising an anti-reflective coating.
35. The device of claim 32 , wherein the homogeneous lightly doped region comprises a resistivity in a range of 80 to 160 Ohms/square.
36. The device of claim 35 , wherein the homogeneous lightly doped region comprises a resistivity approximately 100 Ohms/square.
37. The device of claim 32 , wherein the heavily doped region comprises a resistivity in a range of 10 to 40 Ohms/square.
38. The device of claim 37 , wherein the heavily doped region comprises a resistivity approximately 25 Ohms/square.
39. The device of claim 32 , wherein the junction is formed a predetermined distance from the surface of the silicon substrate.
40. The device of claim 32 , wherein the lateral grade of the heavily doped region comprises a parabolic shape.
41. The device of claim 33 , wherein the seed layer comprises a silicide.
42. The device of claim 33 , wherein the seed layer comprises a layer of a material, wherein the material is Ni, Ta, Ti, W or Cu.
43. The device of claim 32 , wherein the heavily doped regions each comprise a width on the silicon substrate a distance in the range 50 to 200 microns.
44. The device of claim 32 , wherein the heavily doped regions are laterally spaced on the silicon substrate a distance in the range 1 to 3 mm from each other.
45. The device of claim 32 , wherein the silicon substrate includes fiducial markers configured for aligning the placement of the heavily doped regions during an ion implantation process.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/482,980 US20090308439A1 (en) | 2008-06-11 | 2009-06-11 | Solar cell fabrication using implantation |
Applications Claiming Priority (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13169808P | 2008-06-11 | 2008-06-11 | |
US13168708P | 2008-06-11 | 2008-06-11 | |
US13168808P | 2008-06-11 | 2008-06-11 | |
US13302808P | 2008-06-24 | 2008-06-24 | |
US21054509P | 2009-03-20 | 2009-03-20 | |
US12/482,980 US20090308439A1 (en) | 2008-06-11 | 2009-06-11 | Solar cell fabrication using implantation |
Publications (1)
Publication Number | Publication Date |
---|---|
US20090308439A1 true US20090308439A1 (en) | 2009-12-17 |
Family
ID=41413647
Family Applications (4)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/482,685 Active 2031-05-27 US8697553B2 (en) | 2008-06-11 | 2009-06-11 | Solar cell fabrication with faceting and ion implantation |
US12/482,980 Abandoned US20090308439A1 (en) | 2008-06-11 | 2009-06-11 | Solar cell fabrication using implantation |
US12/482,947 Active 2032-11-14 US8871619B2 (en) | 2008-06-11 | 2009-06-11 | Application specific implant system and method for use in solar cell fabrications |
US12/483,017 Abandoned US20090308440A1 (en) | 2008-06-11 | 2009-06-11 | Formation of solar cell-selective emitter using implant and anneal method |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/482,685 Active 2031-05-27 US8697553B2 (en) | 2008-06-11 | 2009-06-11 | Solar cell fabrication with faceting and ion implantation |
Family Applications After (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/482,947 Active 2032-11-14 US8871619B2 (en) | 2008-06-11 | 2009-06-11 | Application specific implant system and method for use in solar cell fabrications |
US12/483,017 Abandoned US20090308440A1 (en) | 2008-06-11 | 2009-06-11 | Formation of solar cell-selective emitter using implant and anneal method |
Country Status (7)
Country | Link |
---|---|
US (4) | US8697553B2 (en) |
EP (4) | EP2319087A1 (en) |
JP (4) | JP2011525301A (en) |
KR (4) | KR20110050423A (en) |
CN (4) | CN102150277A (en) |
HK (1) | HK1158366A1 (en) |
WO (4) | WO2009152368A1 (en) |
Cited By (51)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090308450A1 (en) * | 2008-06-11 | 2009-12-17 | Solar Implant Technologies Inc. | Solar cell fabrication with faceting and ion implantation |
US20090317937A1 (en) * | 2008-06-20 | 2009-12-24 | Atul Gupta | Maskless Doping Technique for Solar Cells |
US20110027463A1 (en) * | 2009-06-16 | 2011-02-03 | Varian Semiconductor Equipment Associates, Inc. | Workpiece handling system |
US20110039367A1 (en) * | 2009-08-11 | 2011-02-17 | Varian Semiconductor Equipment Associates, Inc. | Masked ion implant with fast-slow scan |
US20110092059A1 (en) * | 2009-04-08 | 2011-04-21 | Varian Semiconductor Equipment Associates, Inc. | Techniques for processing a substrate |
US20110089342A1 (en) * | 2009-04-08 | 2011-04-21 | Varian Semiconductor Equipment Associates, Inc. | Techniques for processing a substrate |
US20110139230A1 (en) * | 2010-06-03 | 2011-06-16 | Ajeet Rohatgi | Ion implanted selective emitter solar cells with in situ surface passivation |
US20110139229A1 (en) * | 2010-06-03 | 2011-06-16 | Ajeet Rohatgi | Selective emitter solar cells formed by a hybrid diffusion and ion implantation process |
US20110186118A1 (en) * | 2010-02-01 | 2011-08-04 | Sang-Ho Kim | Method of doping impurities, method of manufacturing a solar cell using the method and solar cell manufactured by using the method |
US20110201188A1 (en) * | 2010-02-18 | 2011-08-18 | Varian Semiconductor Equipment Associates, Inc. | Self-aligned ion implantation for ibc solar cells |
US20110217810A1 (en) * | 2010-03-04 | 2011-09-08 | Varian Semiconductor Equipment Associates, Inc. | Aligning successive implants with a soft mask |
US20110237022A1 (en) * | 2010-03-25 | 2011-09-29 | Varian Semiconductor Equipment Associates, Inc. | Implant alignment through a mask |
US8084293B2 (en) | 2010-04-06 | 2011-12-27 | Varian Semiconductor Equipment Associates, Inc. | Continuously optimized solar cell metallization design through feed-forward process |
CN102376789A (en) * | 2010-08-24 | 2012-03-14 | 中芯国际集成电路制造(上海)有限公司 | Selective emitter solar battery and preparation method |
US20120125259A1 (en) * | 2009-06-23 | 2012-05-24 | Intevac, Inc. | Ion implant system having grid assembly |
WO2012068417A1 (en) * | 2010-11-17 | 2012-05-24 | Intevac, Inc. | Direct current ion implantation for solid phase epitaxial regrowth in solar cell fabrication |
EP2490268A1 (en) * | 2011-02-03 | 2012-08-22 | Imec | Method for fabricating photovoltaic cells |
WO2013006433A3 (en) * | 2011-07-07 | 2013-04-25 | Varian Semiconductor Equipment Associates, Inc. | Use of ion beam tails to manufacture a workpiece |
US8461030B2 (en) | 2009-11-17 | 2013-06-11 | Varian Semiconductor Equipment Associates, Inc. | Apparatus and method for controllably implanting workpieces |
US8507298B2 (en) | 2011-12-02 | 2013-08-13 | Varian Semiconductor Equipment Associates, Inc. | Patterned implant of a dielectric layer |
WO2013119574A1 (en) * | 2012-02-06 | 2013-08-15 | Silicon Solar Solutions | Solar cells and methods of fabrication thereof |
US8895325B2 (en) | 2012-04-27 | 2014-11-25 | Varian Semiconductor Equipment Associates, Inc. | System and method for aligning substrates for multiple implants |
EP2715797A4 (en) * | 2011-05-27 | 2015-05-27 | Solexel Inc | Ion implantation and annealing for high efficiency back-contact back-junction solar cells |
US9076914B2 (en) | 2009-04-08 | 2015-07-07 | Varian Semiconductor Equipment Associates, Inc. | Techniques for processing a substrate |
FR3018391A1 (en) * | 2014-03-07 | 2015-09-11 | Commissariat Energie Atomique | METHOD FOR MAKING A SELECTIVE DOPING PHOTOVOLTAIC CELL |
CN105070789A (en) * | 2015-08-20 | 2015-11-18 | 苏州阿特斯阳光电力科技有限公司 | Preparation method of emitter electrode of crystalline silica solar cell |
US9231061B2 (en) | 2010-10-25 | 2016-01-05 | The Research Foundation Of State University Of New York | Fabrication of surface textures by ion implantation for antireflection of silicon crystals |
US9318332B2 (en) | 2012-12-19 | 2016-04-19 | Intevac, Inc. | Grid for plasma ion implant |
US9318644B2 (en) | 2009-05-05 | 2016-04-19 | Solexel, Inc. | Ion implantation and annealing for thin film crystalline solar cells |
CN105518869A (en) * | 2013-09-04 | 2016-04-20 | 原子能和替代能源委员会 | Method for forming a photovoltaic cell |
US9324598B2 (en) | 2011-11-08 | 2016-04-26 | Intevac, Inc. | Substrate processing system and method |
US9343312B2 (en) * | 2014-07-25 | 2016-05-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | High temperature intermittent ion implantation |
WO2016160432A1 (en) * | 2015-03-27 | 2016-10-06 | Sunpower Corporation | Solar cell emitter region fabrication using substrate-level ion implantation |
US9761744B2 (en) | 2015-10-22 | 2017-09-12 | Tesla, Inc. | System and method for manufacturing photovoltaic structures with a metal seed layer |
US9773928B2 (en) | 2010-09-10 | 2017-09-26 | Tesla, Inc. | Solar cell with electroplated metal grid |
US9800053B2 (en) | 2010-10-08 | 2017-10-24 | Tesla, Inc. | Solar panels with integrated cell-level MPPT devices |
US9842956B2 (en) | 2015-12-21 | 2017-12-12 | Tesla, Inc. | System and method for mass-production of high-efficiency photovoltaic structures |
US9865754B2 (en) | 2012-10-10 | 2018-01-09 | Tesla, Inc. | Hole collectors for silicon photovoltaic cells |
US9887306B2 (en) | 2011-06-02 | 2018-02-06 | Tesla, Inc. | Tunneling-junction solar cell with copper grid for concentrated photovoltaic application |
US9899546B2 (en) | 2014-12-05 | 2018-02-20 | Tesla, Inc. | Photovoltaic cells with electrodes adapted to house conductive paste |
US9947822B2 (en) | 2015-02-02 | 2018-04-17 | Tesla, Inc. | Bifacial photovoltaic module using heterojunction solar cells |
US9960287B2 (en) | 2014-02-11 | 2018-05-01 | Picasolar, Inc. | Solar cells and methods of fabrication thereof |
US10074755B2 (en) | 2013-01-11 | 2018-09-11 | Tesla, Inc. | High efficiency solar panel |
US10084099B2 (en) | 2009-11-12 | 2018-09-25 | Tesla, Inc. | Aluminum grid as backside conductor on epitaxial silicon thin film solar cells |
US10084107B2 (en) | 2010-06-09 | 2018-09-25 | Tesla, Inc. | Transparent conducting oxide for photovoltaic devices |
US10115838B2 (en) | 2016-04-19 | 2018-10-30 | Tesla, Inc. | Photovoltaic structures with interlocking busbars |
US10115839B2 (en) | 2013-01-11 | 2018-10-30 | Tesla, Inc. | Module fabrication of solar cells with low resistivity electrodes |
US10164127B2 (en) | 2013-01-11 | 2018-12-25 | Tesla, Inc. | Module fabrication of solar cells with low resistivity electrodes |
US10309012B2 (en) | 2014-07-03 | 2019-06-04 | Tesla, Inc. | Wafer carrier for reducing contamination from carbon particles and outgassing |
US10672919B2 (en) | 2017-09-19 | 2020-06-02 | Tesla, Inc. | Moisture-resistant solar cells for solar roof tiles |
US11190128B2 (en) | 2018-02-27 | 2021-11-30 | Tesla, Inc. | Parallel-connected solar roof tile modules |
Families Citing this family (80)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7442629B2 (en) | 2004-09-24 | 2008-10-28 | President & Fellows Of Harvard College | Femtosecond laser-induced formation of submicrometer spikes on a semiconductor substrate |
US7057256B2 (en) | 2001-05-25 | 2006-06-06 | President & Fellows Of Harvard College | Silicon-based visible and near-infrared optoelectric devices |
JP5276994B2 (en) * | 2006-02-28 | 2013-08-28 | チバ ホールディング インコーポレーテッド | Antibacterial compound |
WO2007128141A1 (en) * | 2006-05-04 | 2007-11-15 | Elektrobit Wireless Communications Ltd. | Method for implementing an rfid network |
US8461032B2 (en) * | 2008-03-05 | 2013-06-11 | Varian Semiconductor Equipment Associates, Inc. | Use of dopants with different diffusivities for solar cell manufacture |
US20090239363A1 (en) * | 2008-03-24 | 2009-09-24 | Honeywell International, Inc. | Methods for forming doped regions in semiconductor substrates using non-contact printing processes and dopant-comprising inks for forming such doped regions using non-contact printing processes |
US8053867B2 (en) | 2008-08-20 | 2011-11-08 | Honeywell International Inc. | Phosphorous-comprising dopants and methods for forming phosphorous-doped regions in semiconductor substrates using phosphorous-comprising dopants |
US7951696B2 (en) | 2008-09-30 | 2011-05-31 | Honeywell International Inc. | Methods for simultaneously forming N-type and P-type doped regions using non-contact printing processes |
TW201030998A (en) | 2008-10-23 | 2010-08-16 | Alta Devices Inc | Photovoltaic device |
US7820532B2 (en) | 2008-12-29 | 2010-10-26 | Honeywell International Inc. | Methods for simultaneously forming doped regions having different conductivity-determining type element profiles |
US8518170B2 (en) | 2008-12-29 | 2013-08-27 | Honeywell International Inc. | Boron-comprising inks for forming boron-doped regions in semiconductor substrates using non-contact printing processes and methods for fabricating such boron-comprising inks |
JP5297840B2 (en) * | 2009-03-03 | 2013-09-25 | シャープ株式会社 | LAMINATE, THIN-FILM PHOTOELECTRIC CONVERSION DEVICE, INTEGRATED THIN-FILM SOLAR CELL AND METHOD FOR PRODUCING THEM |
US8330128B2 (en) * | 2009-04-17 | 2012-12-11 | Varian Semiconductor Equipment Associates, Inc. | Implant mask with moveable hinged mask segments |
TW201104822A (en) * | 2009-07-20 | 2011-02-01 | E Ton Solar Tech Co Ltd | Aligning method of patterned electrode in a selective emitter structure |
US8324089B2 (en) | 2009-07-23 | 2012-12-04 | Honeywell International Inc. | Compositions for forming doped regions in semiconductor substrates, methods for fabricating such compositions, and methods for forming doped regions using such compositions |
US9911781B2 (en) | 2009-09-17 | 2018-03-06 | Sionyx, Llc | Photosensitive imaging devices and associated methods |
US9673243B2 (en) | 2009-09-17 | 2017-06-06 | Sionyx, Llc | Photosensitive imaging devices and associated methods |
US9691921B2 (en) | 2009-10-14 | 2017-06-27 | Alta Devices, Inc. | Textured metallic back reflector |
US9768329B1 (en) | 2009-10-23 | 2017-09-19 | Alta Devices, Inc. | Multi-junction optoelectronic device |
US9502594B2 (en) * | 2012-01-19 | 2016-11-22 | Alta Devices, Inc. | Thin-film semiconductor optoelectronic device with textured front and/or back surface prepared from template layer and etching |
US20150380576A1 (en) | 2010-10-13 | 2015-12-31 | Alta Devices, Inc. | Optoelectronic device with dielectric layer and method of manufacture |
US11271128B2 (en) | 2009-10-23 | 2022-03-08 | Utica Leaseco, Llc | Multi-junction optoelectronic device |
US9136422B1 (en) | 2012-01-19 | 2015-09-15 | Alta Devices, Inc. | Texturing a layer in an optoelectronic device for improved angle randomization of light |
US20170141256A1 (en) | 2009-10-23 | 2017-05-18 | Alta Devices, Inc. | Multi-junction optoelectronic device with group iv semiconductor as a bottom junction |
TW201133905A (en) * | 2010-03-30 | 2011-10-01 | E Ton Solar Tech Co Ltd | Method of forming solar cell |
JP2011228360A (en) * | 2010-04-15 | 2011-11-10 | Institute Of Physical & Chemical Research | Solar cell |
US8692198B2 (en) | 2010-04-21 | 2014-04-08 | Sionyx, Inc. | Photosensitive imaging devices and associated methods |
US20120111396A1 (en) * | 2010-05-04 | 2012-05-10 | Sionyx, Inc. | Photovoltaic Devices and Associated Methods |
CN101866971A (en) * | 2010-05-18 | 2010-10-20 | 常州亿晶光电科技有限公司 | Broken solar cells with selective emitting stage |
TWI399863B (en) * | 2010-05-26 | 2013-06-21 | Inventec Solar Energy Corp | Rapid thermal annealing apparatus for selective heat treatment and method for selective emitter solar cell fabrication using the same |
WO2011158514A1 (en) | 2010-06-17 | 2011-12-22 | パナソニック株式会社 | Polycrystalline-type solar cell panel and process for production thereof |
CN103081128B (en) | 2010-06-18 | 2016-11-02 | 西奥尼克斯公司 | High-speed light sensitive device and correlation technique |
US8563351B2 (en) | 2010-06-25 | 2013-10-22 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method for manufacturing photovoltaic device |
US8293645B2 (en) | 2010-06-30 | 2012-10-23 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method for forming photovoltaic cell |
US8664100B2 (en) * | 2010-07-07 | 2014-03-04 | Varian Semiconductor Equipment Associates, Inc. | Manufacturing high efficiency solar cell with directional doping |
US20110139231A1 (en) * | 2010-08-25 | 2011-06-16 | Daniel Meier | Back junction solar cell with selective front surface field |
TWI431797B (en) | 2010-10-19 | 2014-03-21 | Ind Tech Res Inst | Solar cell with selective emitter and fabrications thereof |
KR101411726B1 (en) * | 2010-12-10 | 2014-06-26 | 데이진 가부시키가이샤 | Semiconductor laminate, semiconductor device, method for producing semiconductor laminate, and method for manufacturing semiconductor device |
EP2684210A4 (en) * | 2011-03-08 | 2014-08-20 | Alliance Sustainable Energy | Efficient black silicon photovoltaic devices with enhanced blue response |
JP5496136B2 (en) * | 2011-03-25 | 2014-05-21 | 三菱電機株式会社 | Photovoltaic device and photovoltaic module |
TWI424582B (en) * | 2011-04-15 | 2014-01-21 | Au Optronics Corp | Method of fabricating solar cell |
JP5665975B2 (en) * | 2011-04-15 | 2015-02-04 | 三菱電機株式会社 | SOLAR CELL, ITS MANUFACTURING METHOD, SOLAR CELL MODULE |
US9496308B2 (en) | 2011-06-09 | 2016-11-15 | Sionyx, Llc | Process module for increasing the response of backside illuminated photosensitive imagers and associated methods |
EP2732402A2 (en) | 2011-07-13 | 2014-05-21 | Sionyx, Inc. | Biometric imaging devices and associated methods |
US8778448B2 (en) * | 2011-07-21 | 2014-07-15 | International Business Machines Corporation | Method of stabilizing hydrogenated amorphous silicon and amorphous hydrogenated silicon alloys |
WO2013015362A1 (en) * | 2011-07-28 | 2013-01-31 | 京セラ株式会社 | Solar cell element and solar cell module |
US8629294B2 (en) | 2011-08-25 | 2014-01-14 | Honeywell International Inc. | Borate esters, boron-comprising dopants, and methods of fabricating boron-comprising dopants |
CN102969214B (en) * | 2011-08-31 | 2017-08-25 | 圆益Ips股份有限公司 | Substrate board treatment and the base plate processing system with it |
US8975170B2 (en) | 2011-10-24 | 2015-03-10 | Honeywell International Inc. | Dopant ink compositions for forming doped regions in semiconductor substrates, and methods for fabricating dopant ink compositions |
KR101902887B1 (en) * | 2011-12-23 | 2018-10-01 | 엘지전자 주식회사 | Method for manufacturing the same |
CN103199146A (en) * | 2012-01-04 | 2013-07-10 | 茂迪股份有限公司 | Solar cell manufacturing method |
US11038080B2 (en) | 2012-01-19 | 2021-06-15 | Utica Leaseco, Llc | Thin-film semiconductor optoelectronic device with textured front and/or back surface prepared from etching |
KR102044464B1 (en) * | 2012-01-30 | 2019-11-13 | 엘지전자 주식회사 | Solar cell and method for manufacturing the same |
KR101807791B1 (en) | 2012-03-05 | 2018-01-18 | 엘지전자 주식회사 | Method for manufacturing solar cell |
US9064764B2 (en) | 2012-03-22 | 2015-06-23 | Sionyx, Inc. | Pixel isolation elements, devices, and associated methods |
WO2013152054A1 (en) * | 2012-04-02 | 2013-10-10 | Nusola Inc. | Photovoltaic cell and process of manufacture |
US20130255774A1 (en) * | 2012-04-02 | 2013-10-03 | Nusola, Inc. | Photovoltaic cell and process of manufacture |
JP2015519729A (en) * | 2012-04-02 | 2015-07-09 | ヌソラ インコーポレイテッドnusola Inc. | Photoelectric conversion element and manufacturing method thereof |
US9099578B2 (en) | 2012-06-04 | 2015-08-04 | Nusola, Inc. | Structure for creating ohmic contact in semiconductor devices and methods for manufacture |
US9412895B2 (en) | 2012-04-04 | 2016-08-09 | Samsung Sdi Co., Ltd. | Method of manufacturing photoelectric device |
KR101879781B1 (en) * | 2012-05-11 | 2018-08-16 | 엘지전자 주식회사 | Solar cell, method for manufacturing dopant layer, and method for manufacturing solar cell |
US9530923B2 (en) * | 2012-12-21 | 2016-12-27 | Sunpower Corporation | Ion implantation of dopants for forming spatially located diffusion regions of solar cells |
JP6466346B2 (en) | 2013-02-15 | 2019-02-06 | サイオニクス、エルエルシー | High dynamic range CMOS image sensor with anti-blooming characteristics and associated method |
US9029049B2 (en) * | 2013-02-20 | 2015-05-12 | Infineon Technologies Ag | Method for processing a carrier, a carrier, an electronic device and a lithographic mask |
US9939251B2 (en) | 2013-03-15 | 2018-04-10 | Sionyx, Llc | Three dimensional imaging utilizing stacked imager devices and associated methods |
FR3003687B1 (en) * | 2013-03-20 | 2015-07-17 | Mpo Energy | METHOD FOR DOPING SILICON PLATES |
CN104078519A (en) * | 2013-03-28 | 2014-10-01 | 比亚迪股份有限公司 | Solar cell slice and fabrication method thereof |
CN103280489B (en) * | 2013-05-17 | 2016-02-03 | 浙江正泰太阳能科技有限公司 | A kind of method realizing selective emitter |
CN103268905B (en) * | 2013-05-17 | 2017-02-08 | 浙江正泰太阳能科技有限公司 | Manufacturing method of solar crystalline silicon battery |
WO2014209421A1 (en) | 2013-06-29 | 2014-12-31 | Sionyx, Inc. | Shallow trench textured regions and associated methods |
US9577134B2 (en) | 2013-12-09 | 2017-02-21 | Sunpower Corporation | Solar cell emitter region fabrication using self-aligned implant and cap |
US9337369B2 (en) * | 2014-03-28 | 2016-05-10 | Sunpower Corporation | Solar cells with tunnel dielectrics |
CN105489489B (en) * | 2014-10-09 | 2019-03-15 | 江苏中科君芯科技有限公司 | Production method, the production method of TI-IGBT of semiconductor devices |
CN105845776A (en) * | 2016-04-26 | 2016-08-10 | 泰州中来光电科技有限公司 | Local back surface N-type photovoltaic cell preparation method, local back surface N-type photovoltaic cell, local back surface N-type photovoltaic cell assembly and local back surface N-type photovoltaic cell system |
US11018225B2 (en) | 2016-06-28 | 2021-05-25 | International Business Machines Corporation | III-V extension by high temperature plasma doping |
KR101833936B1 (en) | 2017-11-24 | 2018-03-02 | 엘지전자 주식회사 | Solar cell and method for manufacturing the same |
US10796899B2 (en) * | 2018-12-28 | 2020-10-06 | Micron Technology, Inc. | Silicon doping for laser splash blockage |
CN110098283A (en) * | 2019-04-25 | 2019-08-06 | 晶科能源科技(海宁)有限公司 | A kind of ion implanting phosphorus diffusion method of matching laser selective doping |
KR102676355B1 (en) * | 2021-12-22 | 2024-06-19 | 재단법인 구미전자정보기술원 | Line scanner using ultraviolet sensor based on single crystal silicon and manufacturing method thereof |
CN117316759B (en) * | 2023-11-28 | 2024-02-20 | 武汉鑫威源电子科技有限公司 | Method and device for improving doping efficiency of p-type gallium nitride |
Citations (96)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3786359A (en) * | 1969-03-28 | 1974-01-15 | Alpha Ind Inc | Ion accelerator and ion species selector |
US4021276A (en) * | 1975-12-29 | 1977-05-03 | Western Electric Company, Inc. | Method of making rib-structure shadow mask for ion implantation |
US4522657A (en) * | 1983-10-20 | 1985-06-11 | Westinghouse Electric Corp. | Low temperature process for annealing shallow implanted N+/P junctions |
US4719355A (en) * | 1986-04-10 | 1988-01-12 | Texas Instruments Incorporated | Ion source for an ion implanter |
US4830678A (en) * | 1987-06-01 | 1989-05-16 | Todorof William J | Liquid-cooled sealed enclosure for concentrator solar cell and secondary lens |
US4834805A (en) * | 1987-09-24 | 1989-05-30 | Wattsun, Inc. | Photovoltaic power modules and methods for making same |
US5125983A (en) * | 1991-04-22 | 1992-06-30 | Electric Power Research Institute, Inc. | Generating electric power from solar radiation |
US5132544A (en) * | 1990-08-29 | 1992-07-21 | Nissin Electric Company Ltd. | System for irradiating a surface with atomic and molecular ions using two dimensional magnetic scanning |
US5421889A (en) * | 1993-06-29 | 1995-06-06 | Tokyo Electron Limited | Method and apparatus for inverting samples in a process |
US5516725A (en) * | 1992-03-17 | 1996-05-14 | Wisconsin Alumni Research Foundation | Process for preparing schottky diode contacts with predetermined barrier heights |
USH1637H (en) * | 1991-09-18 | 1997-03-04 | Offord; Bruce W. | Laser-assisted fabrication of bipolar transistors in silicon-on-sapphire (SOS) |
US5760405A (en) * | 1996-02-16 | 1998-06-02 | Eaton Corporation | Plasma chamber for controlling ion dosage in ion implantation |
US5831321A (en) * | 1994-04-05 | 1998-11-03 | Sony Corporation | Semiconductor device in which an anti-reflective layer is formed by varying the composition thereof |
US5883391A (en) * | 1996-06-14 | 1999-03-16 | Applied Materials, Inc. | Ion implantation apparatus and a method of monitoring high energy neutral contamination in an ion implantation process |
US5885896A (en) * | 1996-07-08 | 1999-03-23 | Micron Technology, Inc. | Using implants to lower anneal temperatures |
US6010579A (en) * | 1997-05-12 | 2000-01-04 | Silicon Genesis Corporation | Reusable substrate for thin film separation |
US6033974A (en) * | 1997-05-12 | 2000-03-07 | Silicon Genesis Corporation | Method for controlled cleaving process |
US6051073A (en) * | 1998-02-11 | 2000-04-18 | Silicon Genesis Corporation | Perforated shield for plasma immersion ion implantation |
US6083324A (en) * | 1998-02-19 | 2000-07-04 | Silicon Genesis Corporation | Gettering technique for silicon-on-insulator wafers |
US6093625A (en) * | 1997-05-20 | 2000-07-25 | Applied Materials, Inc. | Apparatus for and methods of implanting desired chemical species in semiconductor substrates |
US6171965B1 (en) * | 1999-04-21 | 2001-01-09 | Silicon Genesis Corporation | Treatment method of cleaved film for the manufacture of substrates |
US6180496B1 (en) * | 1997-08-29 | 2001-01-30 | Silicon Genesis Corporation | In situ plasma wafer bonding method |
US6184111B1 (en) * | 1998-06-23 | 2001-02-06 | Silicon Genesis Corporation | Pre-semiconductor process implant and post-process film separation |
US6186091B1 (en) * | 1998-02-11 | 2001-02-13 | Silicon Genesis Corporation | Shielded platen design for plasma immersion ion implantation |
US6200883B1 (en) * | 1996-06-14 | 2001-03-13 | Applied Materials, Inc. | Ion implantation method |
US6204151B1 (en) * | 1999-04-21 | 2001-03-20 | Silicon Genesis Corporation | Smoothing method for cleaved films made using thermal treatment |
US6207005B1 (en) * | 1997-07-29 | 2001-03-27 | Silicon Genesis Corporation | Cluster tool apparatus using plasma immersion ion implantation |
US6213050B1 (en) * | 1998-12-01 | 2001-04-10 | Silicon Genesis Corporation | Enhanced plasma mode and computer system for plasma immersion ion implantation |
US6217724B1 (en) * | 1998-02-11 | 2001-04-17 | Silicon General Corporation | Coated platen design for plasma immersion ion implantation |
US6221740B1 (en) * | 1999-08-10 | 2001-04-24 | Silicon Genesis Corporation | Substrate cleaving tool and method |
US6221774B1 (en) * | 1998-04-10 | 2001-04-24 | Silicon Genesis Corporation | Method for surface treatment of substrates |
US6228176B1 (en) * | 1998-02-11 | 2001-05-08 | Silicon Genesis Corporation | Contoured platen design for plasma immerson ion implantation |
US20010002584A1 (en) * | 1998-12-01 | 2001-06-07 | Wei Liu | Enhanced plasma mode and system for plasma immersion ion implantation |
US6248649B1 (en) * | 1998-06-23 | 2001-06-19 | Silicon Genesis Corporation | Controlled cleavage process and device for patterned films using patterned implants |
US6263941B1 (en) * | 1999-08-10 | 2001-07-24 | Silicon Genesis Corporation | Nozzle for cleaving substrates |
US6265328B1 (en) * | 1998-01-30 | 2001-07-24 | Silicon Genesis Corporation | Wafer edge engineering method and device |
US6335534B1 (en) * | 1998-04-17 | 2002-01-01 | Kabushiki Kaisha Toshiba | Ion implantation apparatus, ion generating apparatus and semiconductor manufacturing method with ion implantation processes |
US6338313B1 (en) * | 1995-07-19 | 2002-01-15 | Silison Genesis Corporation | System for the plasma treatment of large area substrates |
US6417515B1 (en) * | 2000-03-17 | 2002-07-09 | International Business Machines Corporation | In-situ ion implant activation and measurement apparatus |
US20020090758A1 (en) * | 2000-09-19 | 2002-07-11 | Silicon Genesis Corporation | Method and resulting device for manufacturing for double gated transistors |
US20020109233A1 (en) * | 2000-01-18 | 2002-08-15 | Micron Technology, Inc. | Process for providing seed layers for integrated circuit metallurgy |
US20030015700A1 (en) * | 2001-07-20 | 2003-01-23 | Motorola, Inc. | Suitable semiconductor structure for forming multijunction solar cell and method for forming the same |
US6534381B2 (en) * | 1999-01-08 | 2003-03-18 | Silicon Genesis Corporation | Method for fabricating multi-layered substrates |
US6544862B1 (en) * | 2000-01-14 | 2003-04-08 | Silicon Genesis Corporation | Particle distribution method and resulting structure for a layer transfer process |
US20030106643A1 (en) * | 1999-12-07 | 2003-06-12 | Toshihiro Tabuchi | Surface treatment apparatus |
US20030137050A1 (en) * | 2002-01-18 | 2003-07-24 | Chambers Stephen T. | Enhancement of an interconnect |
US20040067644A1 (en) * | 2002-10-04 | 2004-04-08 | Malik Igor J. | Non-contact etch annealing of strained layers |
US6732031B1 (en) * | 2000-07-25 | 2004-05-04 | Reynolds And Reynolds Holdings, Inc. | Wireless diagnostic system for vehicles |
US20040112426A1 (en) * | 2002-12-11 | 2004-06-17 | Sharp Kabushiki Kaisha | Solar cell and method of manufacturing the same |
US20040232414A1 (en) * | 2003-05-19 | 2004-11-25 | Suthar Sailesh C. | Interconnect routing over semiconductor for editing through the back side of an integrated circuit |
US20050045835A1 (en) * | 2003-09-03 | 2005-03-03 | Divergilio William F. | Unipolar electrostatic quadrupole lens and switching methods for charged beam transport |
US6874515B2 (en) * | 2001-04-25 | 2005-04-05 | Tokyo Electron Limited | Substrate dual-side processing apparatus |
US7011733B2 (en) * | 1996-04-12 | 2006-03-14 | Micron Technology, Inc. | Method and apparatus for depositing films |
US7022984B1 (en) * | 2005-01-31 | 2006-04-04 | Axcelis Technologies, Inc. | Biased electrostatic deflector |
US20070012503A1 (en) * | 2005-07-15 | 2007-01-18 | Masaru Iida | Hydrostatic transaxle |
US7166520B1 (en) * | 2005-08-08 | 2007-01-23 | Silicon Genesis Corporation | Thin handle substrate method and structure for fabricating devices using one or more films provided by a layer transfer process |
US7174243B1 (en) * | 2001-12-06 | 2007-02-06 | Hti Ip, Llc | Wireless, internet-based system for transmitting and analyzing GPS data |
US20070029043A1 (en) * | 2005-08-08 | 2007-02-08 | Silicon Genesis Corporation | Pre-made cleavable substrate method and structure of fabricating devices using one or more films provided by a layer transfer process |
US20070032044A1 (en) * | 2005-08-08 | 2007-02-08 | Silicon Genesis Corporation | Method and structure for fabricating devices using one or more films provided by a layer transfer process and etch back |
US20070035847A1 (en) * | 2005-08-11 | 2007-02-15 | Micron Technology, Inc. | Method and apparatus providing graded-index microlenses |
US20070087574A1 (en) * | 2005-10-13 | 2007-04-19 | Varian Semiconductor Equipment Associates, Inc. | Conformal doping apparatus and method |
US20070084505A1 (en) * | 2001-11-16 | 2007-04-19 | Zaidi Saleem H | Thin-film solar cells and photodetectors having enhanced optical absorption and radiation tolerance |
US7225047B2 (en) * | 2002-03-19 | 2007-05-29 | Applied Materials, Inc. | Method, system and medium for controlling semiconductor wafer processes using critical dimension measurements |
US7225065B1 (en) * | 2004-04-26 | 2007-05-29 | Hti Ip, Llc | In-vehicle wiring harness with multiple adaptors for an on-board diagnostic connector |
US7228211B1 (en) * | 2000-07-25 | 2007-06-05 | Hti Ip, Llc | Telematics device for vehicles with an interface for multiple peripheral devices |
US20070134840A1 (en) * | 2004-10-25 | 2007-06-14 | Gadeken Larry L | Methods of making energy conversion devices with a substantially contiguous depletion regions |
US20070290283A1 (en) * | 2005-12-29 | 2007-12-20 | Sang-Wook Park | Solar cell and manufacturing method thereof |
US20080001139A1 (en) * | 2004-07-28 | 2008-01-03 | Augusto Carols J | Photonic Devices Monolithically Integrated with Cmos |
US20080038908A1 (en) * | 2006-07-25 | 2008-02-14 | Silicon Genesis Corporation | Method and system for continuous large-area scanning implantation process |
US20080078444A1 (en) * | 2006-06-05 | 2008-04-03 | Translucent Photonics, Inc. | Thin film solar cell |
US7354815B2 (en) * | 2003-11-18 | 2008-04-08 | Silicon Genesis Corporation | Method for fabricating semiconductor devices using strained silicon bearing material |
US20080092947A1 (en) * | 2006-10-24 | 2008-04-24 | Applied Materials, Inc. | Pulse plating of a low stress film on a solar cell substrate |
US20080092944A1 (en) * | 2006-10-16 | 2008-04-24 | Leonid Rubin | Semiconductor structure and process for forming ohmic connections to a semiconductor structure |
US20080121275A1 (en) * | 2006-10-30 | 2008-05-29 | Shin-Etsu Chemical Co., Ltd. | Method for producing single crystal silicon solar cell and single crystal silicon solar cell |
US20080128019A1 (en) * | 2006-12-01 | 2008-06-05 | Applied Materials, Inc. | Method of metallizing a solar cell substrate |
US7390724B2 (en) * | 2004-04-12 | 2008-06-24 | Silicon Genesis Corporation | Method and system for lattice space engineering |
US7477968B1 (en) * | 2001-03-14 | 2009-01-13 | Hti, Ip Llc. | Internet-based vehicle-diagnostic system |
US7479441B2 (en) * | 2005-10-14 | 2009-01-20 | Silicon Genesis Corporation | Method and apparatus for flag-less water bonding tool |
US7498245B2 (en) * | 2000-05-30 | 2009-03-03 | Commissariat A L'energie Atomique | Embrittled substrate and method for making same |
US7521699B2 (en) * | 1996-05-15 | 2009-04-21 | Semiconductor Energy Laboratory Co., Ltd. | Apparatus and method for doping |
US7523159B1 (en) * | 2001-03-14 | 2009-04-21 | Hti, Ip, Llc | Systems, methods and devices for a telematics web services interface feature |
US20090124064A1 (en) * | 2007-11-13 | 2009-05-14 | Varian Semiconductor Equipment Associates, Inc. | Particle beam assisted modification of thin film materials |
US20090142875A1 (en) * | 2007-11-30 | 2009-06-04 | Applied Materials, Inc. | Method of making an improved selective emitter for silicon solar cells |
US7547609B2 (en) * | 2004-11-24 | 2009-06-16 | Silicon Genesis Corporation | Method and structure for implanting bonded substrates for electrical conductivity |
US20090152162A1 (en) * | 2007-12-13 | 2009-06-18 | Silicon Genesis Corporation | Carrier apparatus and method for shaped sheet materials |
US20090162970A1 (en) * | 2007-12-20 | 2009-06-25 | Yang Michael X | Material modification in solar cell fabrication with ion doping |
US20090227094A1 (en) * | 2008-03-05 | 2009-09-10 | Nicholas Bateman | Use of chained implants in solar cells |
US20100041176A1 (en) * | 2007-09-07 | 2010-02-18 | Varian Semiconductor Equipment Associates, Inc. | Patterned assembly for manufacturing a solar cell and a method thereof |
US20100055874A1 (en) * | 2008-08-28 | 2010-03-04 | Silicon Genesis Corporation | Layer transfer of films utilizing controlled propagation |
US7674687B2 (en) * | 2005-07-27 | 2010-03-09 | Silicon Genesis Corporation | Method and structure for fabricating multiple tiled regions onto a plate using a controlled cleaving process |
US20100059362A1 (en) * | 2008-09-10 | 2010-03-11 | Varian Semiconductor Equipment Associates, Inc. | Techniques for manufacturing solar cells |
US20100110239A1 (en) * | 2008-10-31 | 2010-05-06 | Deepak Ramappa | Dark currents and reducing defects in image sensors and photovoltaic junctions |
US20100124799A1 (en) * | 2008-11-20 | 2010-05-20 | Varian Semiconductor Equipment Associates, Inc. | Technique for manufacturing a solar cell |
US7867409B2 (en) * | 2007-03-29 | 2011-01-11 | Tokyo Electron Limited | Control of ion angular distribution function at wafer surface |
US20120122273A1 (en) * | 2010-11-17 | 2012-05-17 | Moon Chun | Direct current ion implantation for solid phase epitaxial regrowth in solar cell fabrication |
US20120129325A1 (en) * | 2009-06-23 | 2012-05-24 | Intevac, Inc. | Method for ion implant using grid assembly |
Family Cites Families (232)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US554854A (en) * | 1896-02-18 | John f | ||
US3607450A (en) | 1969-09-26 | 1971-09-21 | Us Air Force | Lead sulfide ion implantation mask |
US3790412A (en) | 1972-04-07 | 1974-02-05 | Bell Telephone Labor Inc | Method of reducing the effects of particle impingement on shadow masks |
US3969746A (en) | 1973-12-10 | 1976-07-13 | Texas Instruments Incorporated | Vertical multijunction solar cell |
US3969163A (en) | 1974-09-19 | 1976-07-13 | Texas Instruments Incorporated | Vapor deposition method of forming low cost semiconductor solar cells including reconstitution of the reacted gases |
US3948682A (en) * | 1974-10-31 | 1976-04-06 | Ninel Mineevna Bordina | Semiconductor photoelectric generator |
US3976508A (en) | 1974-11-01 | 1976-08-24 | Mobil Tyco Solar Energy Corporation | Tubular solar cell devices |
JPS5165774U (en) | 1974-11-20 | 1976-05-24 | ||
US4144094A (en) | 1975-01-06 | 1979-03-13 | Motorola, Inc. | Radiation responsive current generating cell and method of forming same |
US4004949A (en) * | 1975-01-06 | 1977-01-25 | Motorola, Inc. | Method of making silicon solar cells |
US4072541A (en) * | 1975-11-21 | 1978-02-07 | Communications Satellite Corporation | Radiation hardened P-I-N and N-I-P solar cells |
US4095329A (en) | 1975-12-05 | 1978-06-20 | Mobil Tyco Soalar Energy Corporation | Manufacture of semiconductor ribbon and solar cells |
US4152536A (en) | 1975-12-05 | 1979-05-01 | Mobil Tyco Solar Energy Corp. | Solar cells |
US4070689A (en) * | 1975-12-31 | 1978-01-24 | Motorola Inc. | Semiconductor solar energy device |
US4131488A (en) * | 1975-12-31 | 1978-12-26 | Motorola, Inc. | Method of semiconductor solar energy device fabrication |
US4001864A (en) * | 1976-01-30 | 1977-01-04 | Gibbons James F | Semiconductor p-n junction solar cell and method of manufacture |
US4056404A (en) | 1976-03-29 | 1977-11-01 | Mobil Tyco Solar Energy Corporation | Flat tubular solar cells and method of producing same |
US4090213A (en) * | 1976-06-15 | 1978-05-16 | California Institute Of Technology | Induced junction solar cell and method of fabrication |
US4070205A (en) | 1976-12-08 | 1978-01-24 | The United States Of America As Represented By The Secretary Of The Air Force | Aluminum arsenide eutectic gallium arsenide solar cell |
US4116717A (en) | 1976-12-08 | 1978-09-26 | The United States Of America As Represented By The Secretary Of The Air Force | Ion implanted eutectic gallium arsenide solar cell |
US4086102A (en) | 1976-12-13 | 1978-04-25 | King William J | Inexpensive solar cell and method therefor |
US4179311A (en) | 1977-01-17 | 1979-12-18 | Mostek Corporation | Method of stabilizing semiconductor device by converting doped poly-Si to polyoxides |
US4131486A (en) | 1977-01-19 | 1978-12-26 | The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration | Back wall solar cell |
US4141756A (en) * | 1977-10-14 | 1979-02-27 | Honeywell Inc. | Method of making a gap UV photodiode by multiple ion-implantations |
US4152824A (en) | 1977-12-30 | 1979-05-08 | Mobil Tyco Solar Energy Corporation | Manufacture of solar cells |
US4301592A (en) | 1978-05-26 | 1981-11-24 | Hung Chang Lin | Method of fabricating semiconductor junction device employing separate metallization |
US4219830A (en) | 1978-06-19 | 1980-08-26 | Gibbons James F | Semiconductor solar cell |
US4253881A (en) * | 1978-10-23 | 1981-03-03 | Rudolf Hezel | Solar cells composed of semiconductive materials |
US4227941A (en) | 1979-03-21 | 1980-10-14 | Massachusetts Institute Of Technology | Shallow-homojunction solar cells |
US4273950A (en) | 1979-05-29 | 1981-06-16 | Photowatt International, Inc. | Solar cell and fabrication thereof using microwaves |
DE2941908C2 (en) * | 1979-10-17 | 1986-07-03 | Licentia Patent-Verwaltungs-Gmbh, 6000 Frankfurt | Method for producing a solar cell having a silicon layer |
US4490573A (en) | 1979-12-26 | 1984-12-25 | Sera Solar Corporation | Solar cells |
DK79780A (en) | 1980-02-25 | 1981-08-26 | Elektronikcentralen | Solar cells with a semiconductor crystal and with a lighted surface battery of solar cells and methods for making the same |
JPS5713777A (en) * | 1980-06-30 | 1982-01-23 | Shunpei Yamazaki | Semiconductor device and manufacture thereof |
USRE31151E (en) | 1980-04-07 | 1983-02-15 | Inexpensive solar cell and method therefor | |
US4295002A (en) | 1980-06-23 | 1981-10-13 | International Business Machines Corporation | Heterojunction V-groove multijunction solar cell |
US4322571A (en) * | 1980-07-17 | 1982-03-30 | The Boeing Company | Solar cells and methods for manufacture thereof |
DE3135933A1 (en) | 1980-09-26 | 1982-05-19 | Unisearch Ltd., Kensington, New South Wales | SOLAR CELL AND METHOD FOR THEIR PRODUCTION |
US4421577A (en) | 1980-11-10 | 1983-12-20 | The Board Of Trustees Of The Leland Stanford, Junior University | Method for making Schottky barrier diodes with engineered heights |
US4353160A (en) | 1980-11-24 | 1982-10-12 | Spire Corporation | Solar cell junction processing system |
DE3049376A1 (en) | 1980-12-29 | 1982-07-29 | Heliotronic Forschungs- und Entwicklungsgesellschaft für Solarzellen-Grundstoffe mbH, 8263 Burghausen | METHOD FOR PRODUCING VERTICAL PN TRANSITIONS WHEN DRAWING SILICO DISC FROM A SILICONE MELT |
US4379944A (en) * | 1981-02-05 | 1983-04-12 | Varian Associates, Inc. | Grooved solar cell for deployment at set angle |
JPS57132373A (en) * | 1981-02-10 | 1982-08-16 | Agency Of Ind Science & Technol | Manufacture of solar battery |
EP0078336B1 (en) | 1981-10-30 | 1988-02-03 | Ibm Deutschland Gmbh | Shadow projecting mask for ion implantation and lithography by ion beam radiation |
JPS58164134A (en) * | 1982-03-24 | 1983-09-29 | Hitachi Ltd | Manufacturing method of semiconductor unit |
DE3234678A1 (en) | 1982-09-18 | 1984-04-05 | Battelle-Institut E.V., 6000 Frankfurt | SOLAR CELL |
US4479027A (en) | 1982-09-24 | 1984-10-23 | Todorof William J | Multi-layer thin-film, flexible silicon alloy photovoltaic cell |
US4456489A (en) | 1982-10-15 | 1984-06-26 | Motorola, Inc. | Method of forming a shallow and high conductivity boron doped layer in silicon |
US4587430A (en) | 1983-02-10 | 1986-05-06 | Mission Research Corporation | Ion implantation source and device |
DE3308269A1 (en) | 1983-03-09 | 1984-09-13 | Licentia Patent-Verwaltungs-Gmbh | SOLAR CELL |
US4539431A (en) | 1983-06-06 | 1985-09-03 | Sera Solar Corporation | Pulse anneal method for solar cell |
US4847504A (en) * | 1983-08-15 | 1989-07-11 | Applied Materials, Inc. | Apparatus and methods for ion implantation |
US4589191A (en) * | 1983-10-20 | 1986-05-20 | Unisearch Limited | Manufacture of high efficiency solar cells |
US4524237A (en) | 1984-02-08 | 1985-06-18 | The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration | Increased voltage photovoltaic cell |
US4542256A (en) | 1984-04-27 | 1985-09-17 | University Of Delaware | Graded affinity photovoltaic cell |
JPH0630237B2 (en) | 1984-09-10 | 1994-04-20 | 株式会社日立製作所 | Ion implanter |
GB8423558D0 (en) | 1984-09-18 | 1984-10-24 | Secr Defence | Semi-conductor solar cells |
US4667060A (en) | 1985-05-28 | 1987-05-19 | Spire Corporation | Back junction photovoltaic solar cell |
JPS61294866A (en) * | 1985-06-21 | 1986-12-25 | Nippon Texas Instr Kk | Charge-coupled type semiconductor device |
JPS6215864A (en) * | 1985-07-15 | 1987-01-24 | Hitachi Ltd | Manufacture of solar cell |
DE3536299A1 (en) | 1985-10-11 | 1987-04-16 | Nukem Gmbh | SOLAR CELL MADE OF SILICON |
US4676845A (en) | 1986-02-18 | 1987-06-30 | Spire Corporation | Passivated deep p/n junction |
US4665277A (en) * | 1986-03-11 | 1987-05-12 | The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration | Floating emitter solar cell |
US4737688A (en) * | 1986-07-22 | 1988-04-12 | Applied Electron Corporation | Wide area source of multiply ionized atomic or molecular species |
JPS63143876A (en) | 1986-12-08 | 1988-06-16 | Hitachi Ltd | Manufacture of solar cell |
DE3712503A1 (en) | 1987-04-13 | 1988-11-03 | Nukem Gmbh | SOLAR CELL |
JPH01290267A (en) * | 1988-05-18 | 1989-11-22 | Fuji Electric Co Ltd | Manufacture of photoelectric conversion element |
DE68923061T2 (en) | 1988-11-16 | 1995-11-09 | Mitsubishi Electric Corp | Solar cell. |
JP2808004B2 (en) * | 1989-01-30 | 1998-10-08 | 京セラ株式会社 | Solar cell |
JP2875892B2 (en) * | 1990-12-20 | 1999-03-31 | 三菱重工業株式会社 | Method of forming cubic boron nitride film |
US5112409A (en) | 1991-01-23 | 1992-05-12 | Solarex Corporation | Solar cells with reduced recombination under grid lines, and method of manufacturing same |
US5113735A (en) * | 1991-04-23 | 1992-05-19 | Alcan International Limited | Slitting apparatus |
JPH0797653B2 (en) * | 1991-10-01 | 1995-10-18 | 工業技術院長 | Photoelectric conversion element |
JP2837296B2 (en) | 1991-10-17 | 1998-12-14 | シャープ株式会社 | Solar cell |
DE4217428A1 (en) * | 1991-12-09 | 1993-06-17 | Deutsche Aerospace | High performance silicon crystalline solar cell structure - has more highly doped layer integrated in lightly doped layer in area below metallic contact |
US5356488A (en) | 1991-12-27 | 1994-10-18 | Rudolf Hezel | Solar cell and method for its manufacture |
DE4202455C1 (en) * | 1992-01-29 | 1993-08-19 | Siemens Ag, 8000 Muenchen, De | |
US5374456A (en) | 1992-12-23 | 1994-12-20 | Hughes Aircraft Company | Surface potential control in plasma processing of materials |
US6084175A (en) * | 1993-05-20 | 2000-07-04 | Amoco/Enron Solar | Front contact trenches for polycrystalline photovoltaic devices and semi-conductor devices with buried contacts |
JP3159583B2 (en) * | 1993-11-10 | 2001-04-23 | シャープ株式会社 | Solar cell and method of manufacturing the same |
FR2722612B1 (en) | 1994-07-13 | 1997-01-03 | Centre Nat Rech Scient | METHOD FOR MANUFACTURING A PHOTOVOLTAIC MATERIAL OR DEVICE, MATERIAL OR DEVICE THUS OBTAINED AND PHOTOPILE COMPRISING SUCH A MATERIAL OR DEVICE |
US5583368A (en) | 1994-08-11 | 1996-12-10 | International Business Machines Corporation | Stacked devices |
US5693376A (en) | 1995-06-23 | 1997-12-02 | Wisconsin Alumni Research Foundation | Method for plasma source ion implantation and deposition for cylindrical surfaces |
US5554854A (en) * | 1995-07-17 | 1996-09-10 | Eaton Corporation | In situ removal of contaminants from the interior surfaces of an ion beam implanter |
US5863831A (en) * | 1995-08-14 | 1999-01-26 | Advanced Materials Engineering Research, Inc. | Process for fabricating semiconductor device with shallow p-type regions using dopant compounds containing elements of high solid solubility |
GB2343547B (en) | 1995-11-08 | 2000-06-21 | Applied Materials Inc | An ion implanter with substrate neutralizer |
GB2344213B (en) * | 1995-11-08 | 2000-08-09 | Applied Materials Inc | An ion implanter with improved field control |
US5641362A (en) | 1995-11-22 | 1997-06-24 | Ebara Solar, Inc. | Structure and fabrication process for an aluminum alloy junction self-aligned back contact silicon solar cell |
JP4197193B2 (en) * | 1996-07-08 | 2008-12-17 | 株式会社半導体エネルギー研究所 | Method for manufacturing photoelectric conversion device |
US5999268A (en) | 1996-10-18 | 1999-12-07 | Tokyo Electron Limited | Apparatus for aligning a semiconductor wafer with an inspection contactor |
US6091021A (en) | 1996-11-01 | 2000-07-18 | Sandia Corporation | Silicon cells made by self-aligned selective-emitter plasma-etchback process |
US5963801A (en) | 1996-12-19 | 1999-10-05 | Lsi Logic Corporation | Method of forming retrograde well structures and punch-through barriers using low energy implants |
US6552414B1 (en) | 1996-12-24 | 2003-04-22 | Imec Vzw | Semiconductor device with selectively diffused regions |
US6239441B1 (en) | 1997-01-20 | 2001-05-29 | Kabushiki Kaisha Toshiba | Apparatus for manufacturing a semiconductor device and a method for manufacturing a semiconductor device |
US5945012A (en) | 1997-02-18 | 1999-08-31 | Silicon Genesis Corporation | Tumbling barrel plasma processor |
JPH10326837A (en) | 1997-03-25 | 1998-12-08 | Toshiba Corp | Semiconductor integrated circuit device and manufacture thereof, semiconductor device and manufacture thereof |
JP3468670B2 (en) | 1997-04-28 | 2003-11-17 | シャープ株式会社 | Solar cell and manufacturing method thereof |
KR100223847B1 (en) | 1997-05-06 | 1999-10-15 | 구본준 | Semiconductor device and method of manufacturing the same |
US6291313B1 (en) | 1997-05-12 | 2001-09-18 | Silicon Genesis Corporation | Method and device for controlled cleaving process |
US5907158A (en) | 1997-05-14 | 1999-05-25 | Ebara Corporation | Broad range ion implanter |
US6103599A (en) | 1997-07-25 | 2000-08-15 | Silicon Genesis Corporation | Planarizing technique for multilayered substrates |
US5998282A (en) | 1997-10-21 | 1999-12-07 | Lukaszek; Wieslaw A. | Method of reducing charging damage to integrated circuits in ion implant and plasma-based integrated circuit process equipment |
US6006253A (en) | 1997-10-31 | 1999-12-21 | Intel Corporation | Method and apparatus to provide a backchannel for receiver terminals in a loosely-coupled conference |
US6016036A (en) | 1998-01-28 | 2000-01-18 | Eaton Corporation | Magnetic filter for ion source |
US6269765B1 (en) | 1998-02-11 | 2001-08-07 | Silicon Genesis Corporation | Collection devices for plasma immersion ion implantation |
US6120660A (en) | 1998-02-11 | 2000-09-19 | Silicon Genesis Corporation | Removable liner design for plasma immersion ion implantation |
US6274459B1 (en) | 1998-02-17 | 2001-08-14 | Silicon Genesis Corporation | Method for non mass selected ion implant profile control |
US6060718A (en) | 1998-02-26 | 2000-05-09 | Eaton Corporation | Ion source having wide output current operating range |
US6113735A (en) | 1998-03-02 | 2000-09-05 | Silicon Genesis Corporation | Distributed system and code for control and automation of plasma immersion ion implanter |
US6034321A (en) | 1998-03-24 | 2000-03-07 | Essential Research, Inc. | Dot-junction photovoltaic cells using high-absorption semiconductors |
DE19820152A1 (en) * | 1998-05-06 | 1999-11-11 | Rossendorf Forschzent | Boundary layer containing nitrogen on components consisting of stainless steel, and method for producing such a boundary layer |
US6321016B1 (en) * | 1998-06-19 | 2001-11-20 | Pirelli Cavi E Sistemi S.P.A. | Optical fiber having low non-linearity for WDM transmission |
US6291314B1 (en) | 1998-06-23 | 2001-09-18 | Silicon Genesis Corporation | Controlled cleavage process and device for patterned films using a release layer |
AUPP437598A0 (en) | 1998-06-29 | 1998-07-23 | Unisearch Limited | A self aligning method for forming a selective emitter and metallization in a solar cell |
AU749571B2 (en) | 1998-07-02 | 2002-06-27 | Astropower Inc. | Silicon thin-film, integrated solar cell, module, and methods of manufacturing the same |
JP2000026975A (en) | 1998-07-09 | 2000-01-25 | Komatsu Ltd | Surface treating device |
JP2000123778A (en) * | 1998-10-14 | 2000-04-28 | Hitachi Ltd | Ion implanting device and ion implanting method |
US6150708A (en) | 1998-11-13 | 2000-11-21 | Advanced Micro Devices, Inc. | Advanced CMOS circuitry that utilizes both sides of a wafer surface for increased circuit density |
US20010017109A1 (en) | 1998-12-01 | 2001-08-30 | Wei Liu | Enhanced plasma mode and system for plasma immersion ion implantation |
US6300227B1 (en) | 1998-12-01 | 2001-10-09 | Silicon Genesis Corporation | Enhanced plasma mode and system for plasma immersion ion implantation |
US6287941B1 (en) | 1999-04-21 | 2001-09-11 | Silicon Genesis Corporation | Surface finishing of SOI substrates using an EPI process |
US6458723B1 (en) | 1999-06-24 | 2002-10-01 | Silicon Genesis Corporation | High temperature implant apparatus |
US6500732B1 (en) | 1999-08-10 | 2002-12-31 | Silicon Genesis Corporation | Cleaving process to fabricate multilayered substrates using low implantation doses |
TW419834B (en) | 1999-09-01 | 2001-01-21 | Opto Tech Corp | Photovoltaic generator |
US6489241B1 (en) | 1999-09-17 | 2002-12-03 | Applied Materials, Inc. | Apparatus and method for surface finishing a silicon film |
US7066703B2 (en) | 1999-09-29 | 2006-06-27 | Tokyo Electron Limited | Chuck transport method and system |
JP2001189483A (en) * | 1999-10-18 | 2001-07-10 | Sharp Corp | Solar battery cell with bypass function, multi-junction laminating type solar battery cell with bypass function, and their manufacturing method |
US6486478B1 (en) | 1999-12-06 | 2002-11-26 | Epion Corporation | Gas cluster ion beam smoother apparatus |
JP4820038B2 (en) | 1999-12-13 | 2011-11-24 | セメクイップ, インコーポレイテッド | Ion implanted ion source, system, and method |
JP4450126B2 (en) | 2000-01-21 | 2010-04-14 | 日新電機株式会社 | Method for forming silicon crystal thin film |
JP2001252555A (en) * | 2000-03-09 | 2001-09-18 | Hitachi Ltd | System for forming thin film |
US20010046566A1 (en) | 2000-03-23 | 2001-11-29 | Chu Paul K. | Apparatus and method for direct current plasma immersion ion implantation |
JP3888860B2 (en) | 2000-05-24 | 2007-03-07 | シャープ株式会社 | Solar cell protection method |
US6495010B2 (en) | 2000-07-10 | 2002-12-17 | Unaxis Usa, Inc. | Differentially-pumped material processing system |
US6604033B1 (en) | 2000-07-25 | 2003-08-05 | Networkcar.Com | Wireless diagnostic system for characterizing a vehicle's exhaust emissions |
JP2002083981A (en) * | 2000-09-07 | 2002-03-22 | Shin Etsu Handotai Co Ltd | Solar battery cell and its manufacturing method |
US6294434B1 (en) * | 2000-09-27 | 2001-09-25 | Vanguard International Semiconductor Corporation | Method of forming a metal silicide layer on a polysilicon gate structure and on a source/drain region of a MOSFET device |
US6710850B2 (en) * | 2000-12-22 | 2004-03-23 | Nikon Corporation | Exposure apparatus and exposure method |
KR100366349B1 (en) * | 2001-01-03 | 2002-12-31 | 삼성에스디아이 주식회사 | solar cell and method for manufacturing the same |
US6448152B1 (en) | 2001-02-20 | 2002-09-10 | Silicon Genesis Corporation | Method and system for generating a plurality of donor wafers and handle wafers prior to an order being placed by a customer |
US6547939B2 (en) | 2001-03-29 | 2003-04-15 | Super Light Wave Corp. | Adjustable shadow mask for improving uniformity of film deposition using multiple monitoring points along radius of substrate |
US20020144725A1 (en) | 2001-04-10 | 2002-10-10 | Motorola, Inc. | Semiconductor structure suitable for forming a solar cell, device including the structure, and methods of forming the device and structure |
US6780759B2 (en) | 2001-05-09 | 2004-08-24 | Silicon Genesis Corporation | Method for multi-frequency bonding |
EP1258927B1 (en) | 2001-05-15 | 2005-08-17 | STMicroelectronics S.r.l. | High-gain photodetector of semiconductor material and manufacturing process thereof |
US20020170591A1 (en) | 2001-05-15 | 2002-11-21 | Pharmaseq, Inc. | Method and apparatus for powering circuitry with on-chip solar cells within a common substrate |
US6594579B1 (en) | 2001-08-06 | 2003-07-15 | Networkcar | Internet-based method for determining a vehicle's fuel efficiency |
DE10142481A1 (en) | 2001-08-31 | 2003-03-27 | Rudolf Hezel | Solar cell and method for producing such |
CN1996553A (en) * | 2001-08-31 | 2007-07-11 | 阿赛斯特技术公司 | Unified frame for semiconductor material handling system |
US6787693B2 (en) | 2001-12-06 | 2004-09-07 | International Rectifier Corporation | Fast turn on/off photovoltaic generator for photovoltaic relay |
US6613974B2 (en) | 2001-12-21 | 2003-09-02 | Micrel, Incorporated | Tandem Si-Ge solar cell with improved conversion efficiency |
US6660928B1 (en) | 2002-04-02 | 2003-12-09 | Essential Research, Inc. | Multi-junction photovoltaic cell |
JP2004031648A (en) * | 2002-06-26 | 2004-01-29 | Toppan Printing Co Ltd | Photoelectric conversion element having optical confinement layer, photoelectric conversion device and solar battery having the device |
US20040025932A1 (en) | 2002-08-12 | 2004-02-12 | John Husher | Variegated, high efficiency solar cell and method for making same |
AU2003282664A1 (en) | 2002-10-04 | 2004-05-04 | Silicon Genesis Corporation | Method for treating semiconductor material |
US6801028B2 (en) * | 2002-11-14 | 2004-10-05 | Fyre Storm, Inc. | Phase locked looped based digital pulse converter |
JP2004273826A (en) * | 2003-03-10 | 2004-09-30 | Sharp Corp | Photoelectric converter and its fabricating process |
JP4373115B2 (en) * | 2003-04-04 | 2009-11-25 | 株式会社半導体エネルギー研究所 | Method for manufacturing semiconductor device |
US7339110B1 (en) * | 2003-04-10 | 2008-03-04 | Sunpower Corporation | Solar cell and method of manufacture |
WO2005004198A2 (en) | 2003-06-13 | 2005-01-13 | North Carolina State University | Complex oxides for use in semiconductor devices and related methods |
US20060166394A1 (en) | 2003-07-07 | 2006-07-27 | Kukulka Jerry R | Solar cell structure with solar cells having reverse-bias protection using an implanted current shunt |
JP4660642B2 (en) * | 2003-10-17 | 2011-03-30 | 信越化学工業株式会社 | Solar cell and manufacturing method thereof |
US7081186B2 (en) | 2003-11-20 | 2006-07-25 | Sheffield Hallam University | Combined coating process comprising magnetic field-assisted, high power, pulsed cathode sputtering and an unbalanced magnetron |
GB2409928B (en) * | 2004-01-09 | 2007-03-21 | Applied Materials Inc | Improvements relating to ion implantation |
US20050150597A1 (en) | 2004-01-09 | 2005-07-14 | Silicon Genesis Corporation | Apparatus and method for controlled cleaving |
US20050247668A1 (en) | 2004-05-06 | 2005-11-10 | Silicon Genesis Corporation | Method for smoothing a film of material using a ring structure |
JP2005322780A (en) * | 2004-05-10 | 2005-11-17 | Toyota Motor Corp | Solar cell |
GB0410743D0 (en) | 2004-05-14 | 2004-06-16 | Vivactiss Bvba | Holder for wafers |
US7767561B2 (en) | 2004-07-20 | 2010-08-03 | Applied Materials, Inc. | Plasma immersion ion implantation reactor having an ion shower grid |
US8058156B2 (en) | 2004-07-20 | 2011-11-15 | Applied Materials, Inc. | Plasma immersion ion implantation reactor having multiple ion shower grids |
US7094666B2 (en) | 2004-07-29 | 2006-08-22 | Silicon Genesis Corporation | Method and system for fabricating strained layers for the manufacture of integrated circuits |
US7078317B2 (en) | 2004-08-06 | 2006-07-18 | Silicon Genesis Corporation | Method and system for source switching and in-situ plasma bonding |
GB2417251A (en) | 2004-08-18 | 2006-02-22 | Nanofilm Technologies Int | Removing material from a substrate surface using plasma |
US7611322B2 (en) * | 2004-11-18 | 2009-11-03 | Intevac, Inc. | Processing thin wafers |
US7399680B2 (en) | 2004-11-24 | 2008-07-15 | Silicon Genesis Corporation | Method and structure for implanting bonded substrates for electrical conductivity |
US7268431B2 (en) | 2004-12-30 | 2007-09-11 | Advantech Global, Ltd | System for and method of forming via holes by use of selective plasma etching in a continuous inline shadow mask deposition process |
JP2008532317A (en) | 2005-02-28 | 2008-08-14 | シリコン・ジェネシス・コーポレーション | Substrate strengthening method and resulting device for layer transfer process |
US20060234484A1 (en) | 2005-04-14 | 2006-10-19 | International Business Machines Corporation | Method and structure for ion implantation by ion scattering |
US7520292B2 (en) | 2005-05-17 | 2009-04-21 | Brian Weltman | Pressure activated trap primer and water hammer combination |
US20070031609A1 (en) | 2005-07-29 | 2007-02-08 | Ajay Kumar | Chemical vapor deposition chamber with dual frequency bias and method for manufacturing a photomask using the same |
US7427554B2 (en) | 2005-08-12 | 2008-09-23 | Silicon Genesis Corporation | Manufacturing strained silicon substrates using a backing material |
KR100653073B1 (en) | 2005-09-28 | 2006-12-01 | 삼성전자주식회사 | Apparatus for treating substrate and method of treating substrate |
US20070081138A1 (en) * | 2005-10-11 | 2007-04-12 | Asml Netherlands B.V. | Lithographic projection apparatus, device manufacturing methods and mask for use in a device manufacturing method |
WO2007050058A1 (en) | 2005-10-25 | 2007-05-03 | Georgia Tech Research Corporation | Spatial separation of optical frefquency components using photonic crystals |
WO2007106180A2 (en) | 2005-11-07 | 2007-09-20 | Applied Materials, Inc. | Photovoltaic contact and wiring formation |
US20070169806A1 (en) * | 2006-01-20 | 2007-07-26 | Palo Alto Research Center Incorporated | Solar cell production using non-contact patterning and direct-write metallization |
US7863157B2 (en) | 2006-03-17 | 2011-01-04 | Silicon Genesis Corporation | Method and structure for fabricating solar cells using a layer transfer process |
US7598153B2 (en) | 2006-03-31 | 2009-10-06 | Silicon Genesis Corporation | Method and structure for fabricating bonded substrate structures using thermal processing to remove oxygen species |
EP2002484A4 (en) | 2006-04-05 | 2016-06-08 | Silicon Genesis Corp | Method and structure for fabricating solar cells using a layer transfer process |
CN101055898A (en) * | 2006-04-11 | 2007-10-17 | 新日光能源科技股份有限公司 | Photoelectrical conversion device, photoelectrical conversion part and its base board and making method |
US20070277875A1 (en) | 2006-05-31 | 2007-12-06 | Kishor Purushottam Gadkaree | Thin film photovoltaic structure |
US7579654B2 (en) | 2006-05-31 | 2009-08-25 | Corning Incorporated | Semiconductor on insulator structure made using radiation annealing |
US7701011B2 (en) * | 2006-08-15 | 2010-04-20 | Kovio, Inc. | Printed dopant layers |
US7767520B2 (en) | 2006-08-15 | 2010-08-03 | Kovio, Inc. | Printed dopant layers |
JP4779870B2 (en) * | 2006-08-18 | 2011-09-28 | 株式会社日立製作所 | Ion implantation method and apparatus |
US7811900B2 (en) | 2006-09-08 | 2010-10-12 | Silicon Genesis Corporation | Method and structure for fabricating solar cells using a thick layer transfer process |
KR20080023774A (en) | 2006-09-12 | 2008-03-17 | 동부일렉트로닉스 주식회사 | Cmos image sensor using surface field effect |
US8124499B2 (en) | 2006-11-06 | 2012-02-28 | Silicon Genesis Corporation | Method and structure for thick layer transfer using a linear accelerator |
US20080128641A1 (en) * | 2006-11-08 | 2008-06-05 | Silicon Genesis Corporation | Apparatus and method for introducing particles using a radio frequency quadrupole linear accelerator for semiconductor materials |
US20080121276A1 (en) * | 2006-11-29 | 2008-05-29 | Applied Materials, Inc. | Selective electroless deposition for solar cells |
KR100759084B1 (en) | 2006-12-07 | 2007-09-19 | 실리콘 디스플레이 (주) | Ion doping apparatus |
KR100836765B1 (en) | 2007-01-08 | 2008-06-10 | 삼성전자주식회사 | Semiconductor apparatus using an ion beam |
US20080188011A1 (en) | 2007-01-26 | 2008-08-07 | Silicon Genesis Corporation | Apparatus and method of temperature conrol during cleaving processes of thick film materials |
US7988875B2 (en) | 2007-02-08 | 2011-08-02 | Applied Materials, Inc. | Differential etch rate control of layers deposited by chemical vapor deposition |
US20080275546A1 (en) * | 2007-05-03 | 2008-11-06 | Chameleon Scientific Corp | Inhibitory cell adhesion surfaces |
US20080296261A1 (en) | 2007-06-01 | 2008-12-04 | Nordson Corporation | Apparatus and methods for improving treatment uniformity in a plasma process |
TWI450401B (en) * | 2007-08-28 | 2014-08-21 | Mosel Vitelic Inc | Solar cell and method for manufacturing the same |
US7776727B2 (en) | 2007-08-31 | 2010-08-17 | Applied Materials, Inc. | Methods of emitter formation in solar cells |
US7598161B2 (en) | 2007-09-26 | 2009-10-06 | Advanced Micro Devices, Inc. | Method of forming transistor devices with different threshold voltages using halo implant shadowing |
JP4406452B2 (en) * | 2007-09-27 | 2010-01-27 | 株式会社日立製作所 | Belt-shaped mold and nanoimprint apparatus using the same |
US20090206275A1 (en) | 2007-10-03 | 2009-08-20 | Silcon Genesis Corporation | Accelerator particle beam apparatus and method for low contaminate processing |
KR101385750B1 (en) | 2007-11-30 | 2014-04-18 | 삼성전자주식회사 | Substrate processing apparatus using neutralized beam and method thereof |
US8003954B2 (en) | 2008-01-03 | 2011-08-23 | Varian Semiconductor Equipment Associates, Inc. | Gas delivery system for an ion source |
US8563352B2 (en) | 2008-02-05 | 2013-10-22 | Gtat Corporation | Creation and translation of low-relief texture for a photovoltaic cell |
US20090317937A1 (en) | 2008-06-20 | 2009-12-24 | Atul Gupta | Maskless Doping Technique for Solar Cells |
US8461032B2 (en) | 2008-03-05 | 2013-06-11 | Varian Semiconductor Equipment Associates, Inc. | Use of dopants with different diffusivities for solar cell manufacture |
US20090227095A1 (en) | 2008-03-05 | 2009-09-10 | Nicholas Bateman | Counterdoping for solar cells |
WO2009111669A2 (en) | 2008-03-05 | 2009-09-11 | Varian Semiconductor Equipment Associates | Maskless doping technique for solar cells |
US20090227061A1 (en) | 2008-03-05 | 2009-09-10 | Nicholas Bateman | Establishing a high phosphorus concentration in solar cells |
US20090246706A1 (en) | 2008-04-01 | 2009-10-01 | Applied Materials, Inc. | Patterning resolution enhancement combining interference lithography and self-aligned double patterning techniques |
JP2011525301A (en) | 2008-06-11 | 2011-09-15 | インテバック・インコーポレイテッド | Ion implantation apparatus and semiconductor element manufacturing method |
US20100154870A1 (en) | 2008-06-20 | 2010-06-24 | Nicholas Bateman | Use of Pattern Recognition to Align Patterns in a Downstream Process |
US7820532B2 (en) | 2008-12-29 | 2010-10-26 | Honeywell International Inc. | Methods for simultaneously forming doped regions having different conductivity-determining type element profiles |
US8153466B2 (en) | 2009-01-21 | 2012-04-10 | Varian Semiconductor Equipment Associates, Inc. | Mask applied to a workpiece |
US8685846B2 (en) | 2009-01-30 | 2014-04-01 | Varian Semiconductor Equipment Associates, Inc. | Technique for processing a substrate |
KR101285265B1 (en) * | 2009-02-06 | 2013-07-12 | 캐논 아네르바 가부시키가이샤 | Plasma Processing Device, Plasma Processing Method, And Method of Manufacturing Element Including Substrate To be Processed |
US20100229928A1 (en) | 2009-03-12 | 2010-09-16 | Twin Creeks Technologies, Inc. | Back-contact photovoltaic cell comprising a thin lamina having a superstrate receiver element |
JP5472862B2 (en) | 2009-03-17 | 2014-04-16 | 三菱電機株式会社 | Method for manufacturing power semiconductor device |
US7964431B2 (en) | 2009-03-19 | 2011-06-21 | Twin Creeks Technologies, Inc. | Method to make electrical contact to a bonded face of a photovoltaic cell |
US20110162703A1 (en) | 2009-03-20 | 2011-07-07 | Solar Implant Technologies, Inc. | Advanced high efficientcy crystalline solar cell fabrication method |
WO2011100363A1 (en) | 2010-02-09 | 2011-08-18 | Intevac, Inc. | An adjustable shadow mask assembly for use in solar cell fabrications |
CN106847736B (en) | 2011-11-08 | 2020-08-11 | 因特瓦克公司 | Substrate processing system and method |
JP5367129B2 (en) | 2012-07-05 | 2013-12-11 | キヤノン株式会社 | Imaging apparatus, control apparatus, and control method thereof |
-
2009
- 2009-06-11 JP JP2011513701A patent/JP2011525301A/en active Pending
- 2009-06-11 CN CN2009801282017A patent/CN102150277A/en active Pending
- 2009-06-11 EP EP09763653A patent/EP2319087A1/en not_active Withdrawn
- 2009-06-11 US US12/482,685 patent/US8697553B2/en active Active
- 2009-06-11 KR KR1020117000362A patent/KR20110050423A/en not_active Application Discontinuation
- 2009-06-11 CN CN2009801279442A patent/CN102099870A/en active Pending
- 2009-06-11 CN CN200980128202.1A patent/CN102150278A/en active Pending
- 2009-06-11 JP JP2011513699A patent/JP5520290B2/en not_active Expired - Fee Related
- 2009-06-11 US US12/482,980 patent/US20090308439A1/en not_active Abandoned
- 2009-06-11 WO PCT/US2009/047094 patent/WO2009152368A1/en active Application Filing
- 2009-06-11 WO PCT/US2009/047109 patent/WO2009152378A1/en active Application Filing
- 2009-06-11 WO PCT/US2009/047090 patent/WO2009152365A1/en active Application Filing
- 2009-06-11 US US12/482,947 patent/US8871619B2/en active Active
- 2009-06-11 EP EP09763663A patent/EP2304803A1/en not_active Withdrawn
- 2009-06-11 KR KR1020117000471A patent/KR20110042052A/en not_active Application Discontinuation
- 2009-06-11 JP JP2011513705A patent/JP2011524639A/en active Pending
- 2009-06-11 CN CN200980127945.7A patent/CN102099923B/en not_active Expired - Fee Related
- 2009-06-11 EP EP09763656.7A patent/EP2308060A4/en not_active Withdrawn
- 2009-06-11 US US12/483,017 patent/US20090308440A1/en not_active Abandoned
- 2009-06-11 JP JP2011513706A patent/JP2011524640A/en active Pending
- 2009-06-11 KR KR1020117000605A patent/KR20110042053A/en not_active Application Discontinuation
- 2009-06-11 EP EP09763666A patent/EP2319088A1/en not_active Withdrawn
- 2009-06-11 WO PCT/US2009/047102 patent/WO2009152375A1/en active Application Filing
- 2009-06-11 KR KR1020117000467A patent/KR20110042051A/en not_active Application Discontinuation
-
2011
- 2011-11-19 HK HK11112561.1A patent/HK1158366A1/en not_active IP Right Cessation
Patent Citations (105)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3786359A (en) * | 1969-03-28 | 1974-01-15 | Alpha Ind Inc | Ion accelerator and ion species selector |
US4021276A (en) * | 1975-12-29 | 1977-05-03 | Western Electric Company, Inc. | Method of making rib-structure shadow mask for ion implantation |
US4522657A (en) * | 1983-10-20 | 1985-06-11 | Westinghouse Electric Corp. | Low temperature process for annealing shallow implanted N+/P junctions |
US4719355A (en) * | 1986-04-10 | 1988-01-12 | Texas Instruments Incorporated | Ion source for an ion implanter |
US4830678A (en) * | 1987-06-01 | 1989-05-16 | Todorof William J | Liquid-cooled sealed enclosure for concentrator solar cell and secondary lens |
US4834805A (en) * | 1987-09-24 | 1989-05-30 | Wattsun, Inc. | Photovoltaic power modules and methods for making same |
US5132544A (en) * | 1990-08-29 | 1992-07-21 | Nissin Electric Company Ltd. | System for irradiating a surface with atomic and molecular ions using two dimensional magnetic scanning |
US5125983A (en) * | 1991-04-22 | 1992-06-30 | Electric Power Research Institute, Inc. | Generating electric power from solar radiation |
USH1637H (en) * | 1991-09-18 | 1997-03-04 | Offord; Bruce W. | Laser-assisted fabrication of bipolar transistors in silicon-on-sapphire (SOS) |
US5516725A (en) * | 1992-03-17 | 1996-05-14 | Wisconsin Alumni Research Foundation | Process for preparing schottky diode contacts with predetermined barrier heights |
US5421889A (en) * | 1993-06-29 | 1995-06-06 | Tokyo Electron Limited | Method and apparatus for inverting samples in a process |
US5831321A (en) * | 1994-04-05 | 1998-11-03 | Sony Corporation | Semiconductor device in which an anti-reflective layer is formed by varying the composition thereof |
US6338313B1 (en) * | 1995-07-19 | 2002-01-15 | Silison Genesis Corporation | System for the plasma treatment of large area substrates |
US5760405A (en) * | 1996-02-16 | 1998-06-02 | Eaton Corporation | Plasma chamber for controlling ion dosage in ion implantation |
US7011733B2 (en) * | 1996-04-12 | 2006-03-14 | Micron Technology, Inc. | Method and apparatus for depositing films |
US7521699B2 (en) * | 1996-05-15 | 2009-04-21 | Semiconductor Energy Laboratory Co., Ltd. | Apparatus and method for doping |
US5883391A (en) * | 1996-06-14 | 1999-03-16 | Applied Materials, Inc. | Ion implantation apparatus and a method of monitoring high energy neutral contamination in an ion implantation process |
US6200883B1 (en) * | 1996-06-14 | 2001-03-13 | Applied Materials, Inc. | Ion implantation method |
US5885896A (en) * | 1996-07-08 | 1999-03-23 | Micron Technology, Inc. | Using implants to lower anneal temperatures |
US6013563A (en) * | 1997-05-12 | 2000-01-11 | Silicon Genesis Corporation | Controlled cleaning process |
US6033974A (en) * | 1997-05-12 | 2000-03-07 | Silicon Genesis Corporation | Method for controlled cleaving process |
US6048411A (en) * | 1997-05-12 | 2000-04-11 | Silicon Genesis Corporation | Silicon-on-silicon hybrid wafer assembly |
US6391740B1 (en) * | 1997-05-12 | 2002-05-21 | Silicon Genesis Corporation | Generic layer transfer methodology by controlled cleavage process |
US6010579A (en) * | 1997-05-12 | 2000-01-04 | Silicon Genesis Corporation | Reusable substrate for thin film separation |
US6245161B1 (en) * | 1997-05-12 | 2001-06-12 | Silicon Genesis Corporation | Economical silicon-on-silicon hybrid wafer assembly |
US6093625A (en) * | 1997-05-20 | 2000-07-25 | Applied Materials, Inc. | Apparatus for and methods of implanting desired chemical species in semiconductor substrates |
US6207005B1 (en) * | 1997-07-29 | 2001-03-27 | Silicon Genesis Corporation | Cluster tool apparatus using plasma immersion ion implantation |
US6180496B1 (en) * | 1997-08-29 | 2001-01-30 | Silicon Genesis Corporation | In situ plasma wafer bonding method |
US6265328B1 (en) * | 1998-01-30 | 2001-07-24 | Silicon Genesis Corporation | Wafer edge engineering method and device |
US6186091B1 (en) * | 1998-02-11 | 2001-02-13 | Silicon Genesis Corporation | Shielded platen design for plasma immersion ion implantation |
US6217724B1 (en) * | 1998-02-11 | 2001-04-17 | Silicon General Corporation | Coated platen design for plasma immersion ion implantation |
US6051073A (en) * | 1998-02-11 | 2000-04-18 | Silicon Genesis Corporation | Perforated shield for plasma immersion ion implantation |
US6228176B1 (en) * | 1998-02-11 | 2001-05-08 | Silicon Genesis Corporation | Contoured platen design for plasma immerson ion implantation |
US6083324A (en) * | 1998-02-19 | 2000-07-04 | Silicon Genesis Corporation | Gettering technique for silicon-on-insulator wafers |
US6221774B1 (en) * | 1998-04-10 | 2001-04-24 | Silicon Genesis Corporation | Method for surface treatment of substrates |
US6335534B1 (en) * | 1998-04-17 | 2002-01-01 | Kabushiki Kaisha Toshiba | Ion implantation apparatus, ion generating apparatus and semiconductor manufacturing method with ion implantation processes |
US6248649B1 (en) * | 1998-06-23 | 2001-06-19 | Silicon Genesis Corporation | Controlled cleavage process and device for patterned films using patterned implants |
US6184111B1 (en) * | 1998-06-23 | 2001-02-06 | Silicon Genesis Corporation | Pre-semiconductor process implant and post-process film separation |
US6213050B1 (en) * | 1998-12-01 | 2001-04-10 | Silicon Genesis Corporation | Enhanced plasma mode and computer system for plasma immersion ion implantation |
US20010002584A1 (en) * | 1998-12-01 | 2001-06-07 | Wei Liu | Enhanced plasma mode and system for plasma immersion ion implantation |
US6534381B2 (en) * | 1999-01-08 | 2003-03-18 | Silicon Genesis Corporation | Method for fabricating multi-layered substrates |
US6171965B1 (en) * | 1999-04-21 | 2001-01-09 | Silicon Genesis Corporation | Treatment method of cleaved film for the manufacture of substrates |
US6204151B1 (en) * | 1999-04-21 | 2001-03-20 | Silicon Genesis Corporation | Smoothing method for cleaved films made using thermal treatment |
US6221740B1 (en) * | 1999-08-10 | 2001-04-24 | Silicon Genesis Corporation | Substrate cleaving tool and method |
US6263941B1 (en) * | 1999-08-10 | 2001-07-24 | Silicon Genesis Corporation | Nozzle for cleaving substrates |
US20030106643A1 (en) * | 1999-12-07 | 2003-06-12 | Toshihiro Tabuchi | Surface treatment apparatus |
US6544862B1 (en) * | 2000-01-14 | 2003-04-08 | Silicon Genesis Corporation | Particle distribution method and resulting structure for a layer transfer process |
US20020109233A1 (en) * | 2000-01-18 | 2002-08-15 | Micron Technology, Inc. | Process for providing seed layers for integrated circuit metallurgy |
US6417515B1 (en) * | 2000-03-17 | 2002-07-09 | International Business Machines Corporation | In-situ ion implant activation and measurement apparatus |
US7498245B2 (en) * | 2000-05-30 | 2009-03-03 | Commissariat A L'energie Atomique | Embrittled substrate and method for making same |
US7228211B1 (en) * | 2000-07-25 | 2007-06-05 | Hti Ip, Llc | Telematics device for vehicles with an interface for multiple peripheral devices |
US6732031B1 (en) * | 2000-07-25 | 2004-05-04 | Reynolds And Reynolds Holdings, Inc. | Wireless diagnostic system for vehicles |
US20020090758A1 (en) * | 2000-09-19 | 2002-07-11 | Silicon Genesis Corporation | Method and resulting device for manufacturing for double gated transistors |
US7523159B1 (en) * | 2001-03-14 | 2009-04-21 | Hti, Ip, Llc | Systems, methods and devices for a telematics web services interface feature |
US7532963B1 (en) * | 2001-03-14 | 2009-05-12 | Hti Ip, Llc | Internet-based vehicle-diagnostic system |
US7532962B1 (en) * | 2001-03-14 | 2009-05-12 | Ht Iip, Llc | Internet-based vehicle-diagnostic system |
US7480551B1 (en) * | 2001-03-14 | 2009-01-20 | Hti Ip, Llc | Internet-based vehicle-diagnostic system |
US7477968B1 (en) * | 2001-03-14 | 2009-01-13 | Hti, Ip Llc. | Internet-based vehicle-diagnostic system |
US6874515B2 (en) * | 2001-04-25 | 2005-04-05 | Tokyo Electron Limited | Substrate dual-side processing apparatus |
US20030015700A1 (en) * | 2001-07-20 | 2003-01-23 | Motorola, Inc. | Suitable semiconductor structure for forming multijunction solar cell and method for forming the same |
US20070084505A1 (en) * | 2001-11-16 | 2007-04-19 | Zaidi Saleem H | Thin-film solar cells and photodetectors having enhanced optical absorption and radiation tolerance |
US7174243B1 (en) * | 2001-12-06 | 2007-02-06 | Hti Ip, Llc | Wireless, internet-based system for transmitting and analyzing GPS data |
US20030137050A1 (en) * | 2002-01-18 | 2003-07-24 | Chambers Stephen T. | Enhancement of an interconnect |
US7225047B2 (en) * | 2002-03-19 | 2007-05-29 | Applied Materials, Inc. | Method, system and medium for controlling semiconductor wafer processes using critical dimension measurements |
US20040067644A1 (en) * | 2002-10-04 | 2004-04-08 | Malik Igor J. | Non-contact etch annealing of strained layers |
US20040112426A1 (en) * | 2002-12-11 | 2004-06-17 | Sharp Kabushiki Kaisha | Solar cell and method of manufacturing the same |
US20040232414A1 (en) * | 2003-05-19 | 2004-11-25 | Suthar Sailesh C. | Interconnect routing over semiconductor for editing through the back side of an integrated circuit |
US20050045835A1 (en) * | 2003-09-03 | 2005-03-03 | Divergilio William F. | Unipolar electrostatic quadrupole lens and switching methods for charged beam transport |
US7354815B2 (en) * | 2003-11-18 | 2008-04-08 | Silicon Genesis Corporation | Method for fabricating semiconductor devices using strained silicon bearing material |
US7390724B2 (en) * | 2004-04-12 | 2008-06-24 | Silicon Genesis Corporation | Method and system for lattice space engineering |
US7225065B1 (en) * | 2004-04-26 | 2007-05-29 | Hti Ip, Llc | In-vehicle wiring harness with multiple adaptors for an on-board diagnostic connector |
US20080001139A1 (en) * | 2004-07-28 | 2008-01-03 | Augusto Carols J | Photonic Devices Monolithically Integrated with Cmos |
US20070134840A1 (en) * | 2004-10-25 | 2007-06-14 | Gadeken Larry L | Methods of making energy conversion devices with a substantially contiguous depletion regions |
US7547609B2 (en) * | 2004-11-24 | 2009-06-16 | Silicon Genesis Corporation | Method and structure for implanting bonded substrates for electrical conductivity |
US7022984B1 (en) * | 2005-01-31 | 2006-04-04 | Axcelis Technologies, Inc. | Biased electrostatic deflector |
US20070012503A1 (en) * | 2005-07-15 | 2007-01-18 | Masaru Iida | Hydrostatic transaxle |
US7674687B2 (en) * | 2005-07-27 | 2010-03-09 | Silicon Genesis Corporation | Method and structure for fabricating multiple tiled regions onto a plate using a controlled cleaving process |
US7166520B1 (en) * | 2005-08-08 | 2007-01-23 | Silicon Genesis Corporation | Thin handle substrate method and structure for fabricating devices using one or more films provided by a layer transfer process |
US20070029043A1 (en) * | 2005-08-08 | 2007-02-08 | Silicon Genesis Corporation | Pre-made cleavable substrate method and structure of fabricating devices using one or more films provided by a layer transfer process |
US20070032044A1 (en) * | 2005-08-08 | 2007-02-08 | Silicon Genesis Corporation | Method and structure for fabricating devices using one or more films provided by a layer transfer process and etch back |
US20070035847A1 (en) * | 2005-08-11 | 2007-02-15 | Micron Technology, Inc. | Method and apparatus providing graded-index microlenses |
US20070087574A1 (en) * | 2005-10-13 | 2007-04-19 | Varian Semiconductor Equipment Associates, Inc. | Conformal doping apparatus and method |
US7479441B2 (en) * | 2005-10-14 | 2009-01-20 | Silicon Genesis Corporation | Method and apparatus for flag-less water bonding tool |
US20070290283A1 (en) * | 2005-12-29 | 2007-12-20 | Sang-Wook Park | Solar cell and manufacturing method thereof |
US20080078444A1 (en) * | 2006-06-05 | 2008-04-03 | Translucent Photonics, Inc. | Thin film solar cell |
US20080038908A1 (en) * | 2006-07-25 | 2008-02-14 | Silicon Genesis Corporation | Method and system for continuous large-area scanning implantation process |
US20080092944A1 (en) * | 2006-10-16 | 2008-04-24 | Leonid Rubin | Semiconductor structure and process for forming ohmic connections to a semiconductor structure |
US20080092947A1 (en) * | 2006-10-24 | 2008-04-24 | Applied Materials, Inc. | Pulse plating of a low stress film on a solar cell substrate |
US20080121275A1 (en) * | 2006-10-30 | 2008-05-29 | Shin-Etsu Chemical Co., Ltd. | Method for producing single crystal silicon solar cell and single crystal silicon solar cell |
US20080128019A1 (en) * | 2006-12-01 | 2008-06-05 | Applied Materials, Inc. | Method of metallizing a solar cell substrate |
US7867409B2 (en) * | 2007-03-29 | 2011-01-11 | Tokyo Electron Limited | Control of ion angular distribution function at wafer surface |
US20100041176A1 (en) * | 2007-09-07 | 2010-02-18 | Varian Semiconductor Equipment Associates, Inc. | Patterned assembly for manufacturing a solar cell and a method thereof |
US20090124065A1 (en) * | 2007-11-13 | 2009-05-14 | Varian Semiconductor Equipment Associates, Inc. | Particle beam assisted modification of thin film materials |
US20090124064A1 (en) * | 2007-11-13 | 2009-05-14 | Varian Semiconductor Equipment Associates, Inc. | Particle beam assisted modification of thin film materials |
US20090142875A1 (en) * | 2007-11-30 | 2009-06-04 | Applied Materials, Inc. | Method of making an improved selective emitter for silicon solar cells |
US20090152162A1 (en) * | 2007-12-13 | 2009-06-18 | Silicon Genesis Corporation | Carrier apparatus and method for shaped sheet materials |
US20090162970A1 (en) * | 2007-12-20 | 2009-06-25 | Yang Michael X | Material modification in solar cell fabrication with ion doping |
US20090227094A1 (en) * | 2008-03-05 | 2009-09-10 | Nicholas Bateman | Use of chained implants in solar cells |
US20100055874A1 (en) * | 2008-08-28 | 2010-03-04 | Silicon Genesis Corporation | Layer transfer of films utilizing controlled propagation |
US20100059362A1 (en) * | 2008-09-10 | 2010-03-11 | Varian Semiconductor Equipment Associates, Inc. | Techniques for manufacturing solar cells |
US20100110239A1 (en) * | 2008-10-31 | 2010-05-06 | Deepak Ramappa | Dark currents and reducing defects in image sensors and photovoltaic junctions |
US20100124799A1 (en) * | 2008-11-20 | 2010-05-20 | Varian Semiconductor Equipment Associates, Inc. | Technique for manufacturing a solar cell |
US20120129325A1 (en) * | 2009-06-23 | 2012-05-24 | Intevac, Inc. | Method for ion implant using grid assembly |
US20120125259A1 (en) * | 2009-06-23 | 2012-05-24 | Intevac, Inc. | Ion implant system having grid assembly |
US20120122273A1 (en) * | 2010-11-17 | 2012-05-17 | Moon Chun | Direct current ion implantation for solid phase epitaxial regrowth in solar cell fabrication |
Cited By (94)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090308440A1 (en) * | 2008-06-11 | 2009-12-17 | Solar Implant Technologies Inc. | Formation of solar cell-selective emitter using implant and anneal method |
US8697553B2 (en) | 2008-06-11 | 2014-04-15 | Intevac, Inc | Solar cell fabrication with faceting and ion implantation |
US20090308450A1 (en) * | 2008-06-11 | 2009-12-17 | Solar Implant Technologies Inc. | Solar cell fabrication with faceting and ion implantation |
US8871619B2 (en) | 2008-06-11 | 2014-10-28 | Intevac, Inc. | Application specific implant system and method for use in solar cell fabrications |
US20090317937A1 (en) * | 2008-06-20 | 2009-12-24 | Atul Gupta | Maskless Doping Technique for Solar Cells |
US9006688B2 (en) | 2009-04-08 | 2015-04-14 | Varian Semiconductor Equipment Associates, Inc. | Techniques for processing a substrate using a mask |
US20110092059A1 (en) * | 2009-04-08 | 2011-04-21 | Varian Semiconductor Equipment Associates, Inc. | Techniques for processing a substrate |
US20110089342A1 (en) * | 2009-04-08 | 2011-04-21 | Varian Semiconductor Equipment Associates, Inc. | Techniques for processing a substrate |
US9076914B2 (en) | 2009-04-08 | 2015-07-07 | Varian Semiconductor Equipment Associates, Inc. | Techniques for processing a substrate |
US9863032B2 (en) | 2009-04-08 | 2018-01-09 | Varian Semiconductor Equipment Associates, Inc. | Techniques for processing a substrate |
US9318644B2 (en) | 2009-05-05 | 2016-04-19 | Solexel, Inc. | Ion implantation and annealing for thin film crystalline solar cells |
US20110027463A1 (en) * | 2009-06-16 | 2011-02-03 | Varian Semiconductor Equipment Associates, Inc. | Workpiece handling system |
JP2012530381A (en) * | 2009-06-16 | 2012-11-29 | ヴァリアン セミコンダクター イクイップメント アソシエイツ インコーポレイテッド | Workpiece processing system |
US10636935B2 (en) * | 2009-06-23 | 2020-04-28 | Intevac, Inc. | Ion implant system having grid assembly |
US20120125259A1 (en) * | 2009-06-23 | 2012-05-24 | Intevac, Inc. | Ion implant system having grid assembly |
US9303314B2 (en) * | 2009-06-23 | 2016-04-05 | Intevac, Inc. | Ion implant system having grid assembly |
US8697552B2 (en) | 2009-06-23 | 2014-04-15 | Intevac, Inc. | Method for ion implant using grid assembly |
US8997688B2 (en) * | 2009-06-23 | 2015-04-07 | Intevac, Inc. | Ion implant system having grid assembly |
US20170345964A1 (en) * | 2009-06-23 | 2017-11-30 | Intevac, Inc. | Ion implant system having grid assembly |
US9741894B2 (en) * | 2009-06-23 | 2017-08-22 | Intevac, Inc. | Ion implant system having grid assembly |
US20150072461A1 (en) * | 2009-06-23 | 2015-03-12 | Intevac, Inc. | Ion implant system having grid assembly |
US20160181465A1 (en) * | 2009-06-23 | 2016-06-23 | Intevac, Inc. | Ion implant system having grid assembly |
US8749053B2 (en) | 2009-06-23 | 2014-06-10 | Intevac, Inc. | Plasma grid implant system for use in solar cell fabrications |
US8008176B2 (en) | 2009-08-11 | 2011-08-30 | Varian Semiconductor Equipment Associates, Inc. | Masked ion implant with fast-slow scan |
US20110039367A1 (en) * | 2009-08-11 | 2011-02-17 | Varian Semiconductor Equipment Associates, Inc. | Masked ion implant with fast-slow scan |
US10084099B2 (en) | 2009-11-12 | 2018-09-25 | Tesla, Inc. | Aluminum grid as backside conductor on epitaxial silicon thin film solar cells |
US8937004B2 (en) | 2009-11-17 | 2015-01-20 | Varian Semiconductor Equipment Associates, Inc. | Apparatus and method for controllably implanting workpieces |
US8461030B2 (en) | 2009-11-17 | 2013-06-11 | Varian Semiconductor Equipment Associates, Inc. | Apparatus and method for controllably implanting workpieces |
US20110186118A1 (en) * | 2010-02-01 | 2011-08-04 | Sang-Ho Kim | Method of doping impurities, method of manufacturing a solar cell using the method and solar cell manufactured by using the method |
US8735234B2 (en) | 2010-02-18 | 2014-05-27 | Varian Semiconductor Equipment Associates, Inc. | Self-aligned ion implantation for IBC solar cells |
WO2011103323A1 (en) * | 2010-02-18 | 2011-08-25 | Varian Semiconductor Equipment Associates, Inc. | Self-aligned ion implantation for ibc solar cells |
US20110201188A1 (en) * | 2010-02-18 | 2011-08-18 | Varian Semiconductor Equipment Associates, Inc. | Self-aligned ion implantation for ibc solar cells |
WO2011109339A3 (en) * | 2010-03-04 | 2011-12-22 | Varian Semiconductor Equipment Associates, Inc. | Aligning successive implants with a soft mask |
US20110217810A1 (en) * | 2010-03-04 | 2011-09-08 | Varian Semiconductor Equipment Associates, Inc. | Aligning successive implants with a soft mask |
US8921149B2 (en) * | 2010-03-04 | 2014-12-30 | Varian Semiconductor Equipment Associates, Inc. | Aligning successive implants with a soft mask |
WO2011119819A3 (en) * | 2010-03-25 | 2013-07-04 | Varian Semiconductor Equipment Associates, Inc. | Implant alignment through a mask |
US20110237022A1 (en) * | 2010-03-25 | 2011-09-29 | Varian Semiconductor Equipment Associates, Inc. | Implant alignment through a mask |
US8912082B2 (en) | 2010-03-25 | 2014-12-16 | Varian Semiconductor Equipment Associates, Inc. | Implant alignment through a mask |
US8084293B2 (en) | 2010-04-06 | 2011-12-27 | Varian Semiconductor Equipment Associates, Inc. | Continuously optimized solar cell metallization design through feed-forward process |
EP2577748A2 (en) * | 2010-06-03 | 2013-04-10 | Suniva, Inc. | Selective emitter solar cells formed by a hybrid diffusion and ion implantation process |
US9153728B2 (en) | 2010-06-03 | 2015-10-06 | Suniva, Inc. | Ion implanted solar cells with in situ surface passivation |
US8921968B2 (en) | 2010-06-03 | 2014-12-30 | Suniva, Inc. | Selective emitter solar cells formed by a hybrid diffusion and ion implantation process |
US20110139230A1 (en) * | 2010-06-03 | 2011-06-16 | Ajeet Rohatgi | Ion implanted selective emitter solar cells with in situ surface passivation |
US20110139229A1 (en) * | 2010-06-03 | 2011-06-16 | Ajeet Rohatgi | Selective emitter solar cells formed by a hybrid diffusion and ion implantation process |
US8071418B2 (en) | 2010-06-03 | 2011-12-06 | Suniva, Inc. | Selective emitter solar cells formed by a hybrid diffusion and ion implantation process |
US8110431B2 (en) | 2010-06-03 | 2012-02-07 | Suniva, Inc. | Ion implanted selective emitter solar cells with in situ surface passivation |
US10084107B2 (en) | 2010-06-09 | 2018-09-25 | Tesla, Inc. | Transparent conducting oxide for photovoltaic devices |
CN102376789A (en) * | 2010-08-24 | 2012-03-14 | 中芯国际集成电路制造(上海)有限公司 | Selective emitter solar battery and preparation method |
EP2428997B1 (en) * | 2010-09-10 | 2018-08-08 | SolarCity Corporation | Solar cell with electroplated metal grid |
US9773928B2 (en) | 2010-09-10 | 2017-09-26 | Tesla, Inc. | Solar cell with electroplated metal grid |
US9800053B2 (en) | 2010-10-08 | 2017-10-24 | Tesla, Inc. | Solar panels with integrated cell-level MPPT devices |
US9231061B2 (en) | 2010-10-25 | 2016-01-05 | The Research Foundation Of State University Of New York | Fabrication of surface textures by ion implantation for antireflection of silicon crystals |
WO2012068417A1 (en) * | 2010-11-17 | 2012-05-24 | Intevac, Inc. | Direct current ion implantation for solid phase epitaxial regrowth in solar cell fabrication |
CN107039251A (en) * | 2010-11-17 | 2017-08-11 | 因特瓦克公司 | The direct-current ion injection of solid phase epitaxial regrowth in being manufactured for solar cell |
CN103370769A (en) * | 2010-11-17 | 2013-10-23 | 因特瓦克公司 | Direct current ion implantation for solid phase epitaxial regrowth in solar cell fabrication |
TWI469368B (en) * | 2010-11-17 | 2015-01-11 | Intevac Inc | Direct current ion implantation for solid phase epitaxial regrowth in solar cell fabrication |
EP2490268A1 (en) * | 2011-02-03 | 2012-08-22 | Imec | Method for fabricating photovoltaic cells |
EP2715797A4 (en) * | 2011-05-27 | 2015-05-27 | Solexel Inc | Ion implantation and annealing for high efficiency back-contact back-junction solar cells |
US9887306B2 (en) | 2011-06-02 | 2018-02-06 | Tesla, Inc. | Tunneling-junction solar cell with copper grid for concentrated photovoltaic application |
US8697559B2 (en) | 2011-07-07 | 2014-04-15 | Varian Semiconductor Equipment Associates, Inc. | Use of ion beam tails to manufacture a workpiece |
WO2013006433A3 (en) * | 2011-07-07 | 2013-04-25 | Varian Semiconductor Equipment Associates, Inc. | Use of ion beam tails to manufacture a workpiece |
US9324598B2 (en) | 2011-11-08 | 2016-04-26 | Intevac, Inc. | Substrate processing system and method |
US9875922B2 (en) | 2011-11-08 | 2018-01-23 | Intevac, Inc. | Substrate processing system and method |
US8507298B2 (en) | 2011-12-02 | 2013-08-13 | Varian Semiconductor Equipment Associates, Inc. | Patterned implant of a dielectric layer |
EP2812925A4 (en) * | 2012-02-06 | 2015-09-09 | Picasolar Inc | Solar cells and methods of fabrication thereof |
WO2013119574A1 (en) * | 2012-02-06 | 2013-08-15 | Silicon Solar Solutions | Solar cells and methods of fabrication thereof |
CN104221162A (en) * | 2012-02-06 | 2014-12-17 | 硅太阳能解决方案有限公司 | Solar cells and methods of fabrication thereof |
US8895325B2 (en) | 2012-04-27 | 2014-11-25 | Varian Semiconductor Equipment Associates, Inc. | System and method for aligning substrates for multiple implants |
US9865754B2 (en) | 2012-10-10 | 2018-01-09 | Tesla, Inc. | Hole collectors for silicon photovoltaic cells |
US9583661B2 (en) | 2012-12-19 | 2017-02-28 | Intevac, Inc. | Grid for plasma ion implant |
US9318332B2 (en) | 2012-12-19 | 2016-04-19 | Intevac, Inc. | Grid for plasma ion implant |
US10115839B2 (en) | 2013-01-11 | 2018-10-30 | Tesla, Inc. | Module fabrication of solar cells with low resistivity electrodes |
US10164127B2 (en) | 2013-01-11 | 2018-12-25 | Tesla, Inc. | Module fabrication of solar cells with low resistivity electrodes |
US10074755B2 (en) | 2013-01-11 | 2018-09-11 | Tesla, Inc. | High efficiency solar panel |
CN105518869A (en) * | 2013-09-04 | 2016-04-20 | 原子能和替代能源委员会 | Method for forming a photovoltaic cell |
US9960287B2 (en) | 2014-02-11 | 2018-05-01 | Picasolar, Inc. | Solar cells and methods of fabrication thereof |
WO2015132532A1 (en) * | 2014-03-07 | 2015-09-11 | Commissariat A L'energie Atomique Et Aux Energies Alternatives | Method for creating a photovoltaic cell with selective doping |
FR3018391A1 (en) * | 2014-03-07 | 2015-09-11 | Commissariat Energie Atomique | METHOD FOR MAKING A SELECTIVE DOPING PHOTOVOLTAIC CELL |
US10309012B2 (en) | 2014-07-03 | 2019-06-04 | Tesla, Inc. | Wafer carrier for reducing contamination from carbon particles and outgassing |
US9343312B2 (en) * | 2014-07-25 | 2016-05-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | High temperature intermittent ion implantation |
US9899546B2 (en) | 2014-12-05 | 2018-02-20 | Tesla, Inc. | Photovoltaic cells with electrodes adapted to house conductive paste |
US9947822B2 (en) | 2015-02-02 | 2018-04-17 | Tesla, Inc. | Bifacial photovoltaic module using heterojunction solar cells |
WO2016160432A1 (en) * | 2015-03-27 | 2016-10-06 | Sunpower Corporation | Solar cell emitter region fabrication using substrate-level ion implantation |
KR20170132828A (en) * | 2015-03-27 | 2017-12-04 | 선파워 코포레이션 | Fabrication of solar cell emitter region using substrate-level ion implantation |
US20220020894A2 (en) * | 2015-03-27 | 2022-01-20 | Sunpower Corporation | Solar cell emitter region fabrication using substrate-level ion implantation |
KR102570174B1 (en) * | 2015-03-27 | 2023-08-23 | 맥시온 솔라 피티이. 엘티디. | Solar Cell Emitter Area Fabrication Using Substrate-Level Ion Implantation |
US11942565B2 (en) * | 2015-03-27 | 2024-03-26 | Maxeon Solar Pte. Ltd. | Solar cell emitter region fabrication using substrate-level ion implantation |
CN105070789A (en) * | 2015-08-20 | 2015-11-18 | 苏州阿特斯阳光电力科技有限公司 | Preparation method of emitter electrode of crystalline silica solar cell |
US9761744B2 (en) | 2015-10-22 | 2017-09-12 | Tesla, Inc. | System and method for manufacturing photovoltaic structures with a metal seed layer |
US10181536B2 (en) | 2015-10-22 | 2019-01-15 | Tesla, Inc. | System and method for manufacturing photovoltaic structures with a metal seed layer |
US9842956B2 (en) | 2015-12-21 | 2017-12-12 | Tesla, Inc. | System and method for mass-production of high-efficiency photovoltaic structures |
US10115838B2 (en) | 2016-04-19 | 2018-10-30 | Tesla, Inc. | Photovoltaic structures with interlocking busbars |
US10672919B2 (en) | 2017-09-19 | 2020-06-02 | Tesla, Inc. | Moisture-resistant solar cells for solar roof tiles |
US11190128B2 (en) | 2018-02-27 | 2021-11-30 | Tesla, Inc. | Parallel-connected solar roof tile modules |
Also Published As
Publication number | Publication date |
---|---|
US20090308450A1 (en) | 2009-12-17 |
KR20110050423A (en) | 2011-05-13 |
JP2011524639A (en) | 2011-09-01 |
US20090309039A1 (en) | 2009-12-17 |
WO2009152368A1 (en) | 2009-12-17 |
US8871619B2 (en) | 2014-10-28 |
EP2308060A4 (en) | 2013-10-16 |
CN102099923A (en) | 2011-06-15 |
EP2319087A1 (en) | 2011-05-11 |
HK1158366A1 (en) | 2012-07-13 |
WO2009152378A1 (en) | 2009-12-17 |
EP2304803A1 (en) | 2011-04-06 |
EP2308060A1 (en) | 2011-04-13 |
JP2011524638A (en) | 2011-09-01 |
US8697553B2 (en) | 2014-04-15 |
CN102150278A (en) | 2011-08-10 |
WO2009152375A1 (en) | 2009-12-17 |
CN102150277A (en) | 2011-08-10 |
KR20110042051A (en) | 2011-04-22 |
US20090308440A1 (en) | 2009-12-17 |
JP2011525301A (en) | 2011-09-15 |
JP5520290B2 (en) | 2014-06-11 |
KR20110042053A (en) | 2011-04-22 |
EP2319088A1 (en) | 2011-05-11 |
JP2011524640A (en) | 2011-09-01 |
WO2009152365A1 (en) | 2009-12-17 |
CN102099923B (en) | 2016-04-27 |
CN102099870A (en) | 2011-06-15 |
KR20110042052A (en) | 2011-04-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20090308439A1 (en) | Solar cell fabrication using implantation | |
KR101721982B1 (en) | Advanced high efficiency crystalline solar cell fabrication method | |
JP6746854B2 (en) | Solar cell having emitter region containing wide bandgap semiconductor material | |
US11335819B2 (en) | Solar cell and methods for manufacturing the same | |
US8927313B2 (en) | Method for manufacturing a solar cell | |
US9978888B2 (en) | Solar cell and method for manufacturing the same | |
TW201537770A (en) | Advanced back contact solar cells and method of using substrate for creating back contact solar cell | |
WO2010085439A2 (en) | Self-aligned selective emitter formed by counterdoping | |
JP2013520821A (en) | Method for forming selective contacts | |
US8153496B1 (en) | Self-aligned process and method for fabrication of high efficiency solar cells | |
KR101699309B1 (en) | Method for manufacturing solar cell | |
KR102140068B1 (en) | Method for manufacturing solar cell | |
KR20140140201A (en) | Method for manufacturing solar cell and dopant region thereof | |
KR20120082664A (en) | Method for manufacturing solar cell | |
KR102005439B1 (en) | Method of manufacturing solar cell | |
US9293623B2 (en) | Techniques for manufacturing devices | |
KR20130117095A (en) | Solar cell and method for manufacturing the same | |
KR20130117097A (en) | Solar cell and method for manufacturing the same | |
KR20130082256A (en) | Method for manufacturing solar cell | |
KR20130112658A (en) | Method of manufacturing for photovoltaic device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SOLAR IMPLANT TECHNOLOGIES INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ADIBI, BABAK;MURRER, EDWARD S.;REEL/FRAME:022814/0550 Effective date: 20090611 |
|
AS | Assignment |
Owner name: INTEVAC, INC, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SOLAR IMPLANT TECHNOLOGIES, INC.;REEL/FRAME:025563/0410 Effective date: 20101222 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |