US20080272431A1 - Method of manufacturing semiconductor device having recess gate structure with varying recess width for increased channel length - Google Patents
Method of manufacturing semiconductor device having recess gate structure with varying recess width for increased channel length Download PDFInfo
- Publication number
- US20080272431A1 US20080272431A1 US12/174,735 US17473508A US2008272431A1 US 20080272431 A1 US20080272431 A1 US 20080272431A1 US 17473508 A US17473508 A US 17473508A US 2008272431 A1 US2008272431 A1 US 2008272431A1
- Authority
- US
- United States
- Prior art keywords
- recess
- gate
- etching
- width
- varying
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 29
- 238000004519 manufacturing process Methods 0.000 title abstract description 11
- 239000000758 substrate Substances 0.000 claims abstract description 35
- 238000002955 isolation Methods 0.000 claims description 5
- 238000005530 etching Methods 0.000 abstract description 29
- 238000001312 dry etching Methods 0.000 description 17
- QTBSBXVTEAMEQO-UHFFFAOYSA-N Acetic acid Chemical compound CC(O)=O QTBSBXVTEAMEQO-UHFFFAOYSA-N 0.000 description 16
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 11
- GRYLNZFGIOXLOG-UHFFFAOYSA-N Nitric acid Chemical compound O[N+]([O-])=O GRYLNZFGIOXLOG-UHFFFAOYSA-N 0.000 description 7
- 229910017604 nitric acid Inorganic materials 0.000 description 7
- 239000000203 mixture Substances 0.000 description 6
- 229910052754 neon Inorganic materials 0.000 description 6
- 238000009413 insulation Methods 0.000 description 4
- MHAJPDPJQMAIIY-UHFFFAOYSA-N Hydrogen peroxide Chemical compound OO MHAJPDPJQMAIIY-UHFFFAOYSA-N 0.000 description 3
- LDDQLRUQCUTJBB-UHFFFAOYSA-N ammonium fluoride Chemical compound [NH4+].[F-] LDDQLRUQCUTJBB-UHFFFAOYSA-N 0.000 description 3
- 229910052786 argon Inorganic materials 0.000 description 3
- 239000003054 catalyst Substances 0.000 description 3
- 229910052801 chlorine Inorganic materials 0.000 description 3
- 239000013078 crystal Substances 0.000 description 3
- 229910052734 helium Inorganic materials 0.000 description 3
- 229910052743 krypton Inorganic materials 0.000 description 3
- 238000000034 method Methods 0.000 description 3
- 229910000069 nitrogen hydride Inorganic materials 0.000 description 3
- 229910052704 radon Inorganic materials 0.000 description 3
- 230000009467 reduction Effects 0.000 description 3
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Chemical compound O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 3
- 229910052724 xenon Inorganic materials 0.000 description 3
- 230000006872 improvement Effects 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- 230000014759 maintenance of location Effects 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 230000009257 reactivity Effects 0.000 description 2
- 229910021332 silicide Inorganic materials 0.000 description 2
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 2
- 238000001039 wet etching Methods 0.000 description 2
- 238000007792 addition Methods 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 230000008030 elimination Effects 0.000 description 1
- 238000003379 elimination reaction Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 239000003381 stabilizer Substances 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
- H01L21/28035—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities
- H01L21/28044—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities the conductor comprising at least another non-silicon conductive layer
- H01L21/28061—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities the conductor comprising at least another non-silicon conductive layer the conductor comprising a metal or metal silicide formed by deposition, e.g. sputter deposition, i.e. without a silicidation reaction
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/30604—Chemical etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/3065—Plasma etching; Reactive-ion etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
- H01L21/3081—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their composition, e.g. multilayer masks, materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66613—Lateral single gate silicon transistors with a gate recessing step, e.g. using local oxidation
- H01L29/66621—Lateral single gate silicon transistors with a gate recessing step, e.g. using local oxidation using etching to form a recess at the gate location
Definitions
- the present invention relates generally to a method of manufacturing a semiconductor device, and more particularly to a method of manufacturing a semiconductor device having recess structure for increased channel length.
- the conventional transistors having planar structures are unable to keep up with the technological demands of the recent advances in the integration of DRAM devices, such that, for example, these conventional transistors are unable to meet the required threshold target of the device in which the transistors are integrated.
- the advanced integration of DRAM devices requires reduction in the minimum feature size, and to reduce the minimum feature size the doping density is increased in a substrate, which inevitably increases the electric field as well as the junction leakage in the transistor.
- a three-dimensional active structure called a “recess gate structure,” which is considered to having effects on lowering the substrate doping density and reducing the junction leakage, is newly emerging.
- an active area for formation of a gate is recessed, and a gate is formed on the recessed area of the active area, thereby increasing the channel length.
- Such conventional recess gate structure formed in the given active area may be able to reduce the substrate doping density, thereby increasing the data retention time. Further, the increase in the channel length (due to the recess channel structure in the given active area) can improve the characteristics with respect to the drain induced barrier lowering (DIBL) and the breakdown voltages (BVds), thereby may be able to improve the overall cell properties.
- DIBL drain induced barrier lowering
- BVds breakdown voltages
- the recess channel structure is shown to extend the data retention time by, for example, more than 200 ms, it is expected that the recess channel structure be utilized in the DRAM devices below a level of the sub-90 nm.
- a gate having the recess channel structure formed on the recessed area of the active area is capable of increasing the channel length.
- the channel length will also have to be reduced even in the case of the recess gate structure undercutting the advantages gained.
- leakage current in the junction area and near elimination of the improvement in the refresh characteristics of the devices.
- an object of the present invention is to provide a method of manufacturing a semiconductor device, which can sufficiently increase the channel length.
- a method of manufacturing a semiconductor device comprising the steps of: preparing a semiconductor substrate on which an isolation layer defining an active area is formed; sequentially forming an oxide layer, a poly-silicon layer, and a reflection-proof layer on the semiconductor substrate; forming a mask pattern defining an expected substrate recess area on the reflection-proof layer; etching the reflection-proof layer, the poly-silicon layer, and the oxide layer by using the mask pattern as an etching mask, thereby exposing the expected substrate recess area; performing a first etching on the expected substrate recess area, thereby forming a bowed first groove; eliminating the mask pattern and the reflection-proof layer; performing a second etching on a substrate portion at a bottom of the first groove by using the etched poly-silicon layer as an etching mask, thereby forming a second groove having a vertical side profile; eliminating the poly-silicon layer and the oxide layer; and forming a gate on the first groove including
- the first etching is performed by using a mixture solution in which HF, NH 4 F, HNO 3 , CH 3 COOH, H 2 O 2 and H 2 O are mixed.
- the mixture solution may contain 1 ⁇ 50% of CH 3 COOH solution.
- the mixture solution may contain 1 ⁇ 50% of HNO 3 solution. It is also preferred that the first etching is performed at a temperature between 25 and 100° C. in order to improve an etching reactivity.
- the first groove is formed to have a depth of 10 ⁇ 1000 ⁇ .
- the second dry etching is performed by using a gas containing groups of HBr, N 2 , Ar, Ne and Cl.
- the second dry etching is a plasma dry etching in which the etching surface of the first groove is damaged, thereby breaking the crystal lattice on the etching surface.
- the plasma dry etching is performed at a temperature between 25° C. and 700° C., at a pressure between 0.1 ⁇ 100 Torr, by a power between 10 and 2000 Watt, and under a reducing atmosphere. Further, in the plasma dry etching, one selected from the group consisting of Ne, He, NH 3 , Kr, Xe and Rn is added as a catalyst gas.
- the second groove is formed to have a depth of 300 ⁇ 3000 ⁇ .
- a method of manufacturing a semiconductor device comprising the steps of: preparing a semiconductor substrate on which an isolation layer defining an active area is formed; forming an insulation layer on the semiconductor substrate; forming a mask pattern defining an expected substrate recess area on the insulation layer; etching the insulation layer by using the mask pattern as an etching mask, thereby exposing the expected substrate recess area; performing a first isotropic etching on the expected substrate recess area, thereby forming a first groove; performing a second dry etching on a substrate portion at a bottom of the first groove, thereby forming a second groove; and forming a gate on the first groove including the second groove.
- the first isotropic etching is performed by using a mixture solution in which HF, NH 4 F, HNO 3 , CH 3 COOH, H 2 O 2 and H 2 O are mixed.
- the mixture solution may contain 1 ⁇ 50% of CH 3 COOH solution.
- the mixture solution may contain 1 ⁇ 50% of HNO 3 solution.
- the second dry etching is performed by using a gas containing groups of HBr, N 2 , Ar, Ne and Cl.
- the second dry etching may be a plasma dry etching in which the etching surface of the first groove is damaged, thereby breaking the crystal lattice on the etching surface.
- the plasma dry etching is performed at a temperature between 25° C. and 700° C., at a pressure between 0.1 ⁇ 100 Torr, by a power between 10 and 2000 Watt, and under a reducing atmosphere. Moreover, in the plasma dry etching, one selected from the group consisting of Ne, He, NH 3 , Kr, Xe and Rn is added as a catalyst gas.
- FIGS. 1A through 1E are sectional views for illustrating a method of manufacturing a semiconductor device according to an embodiment of the present invention.
- FIGS. 1A-1E are cross-sectional views for illustrating a method of manufacturing a semiconductor device according to an embodiment of the present invention.
- an active area defined by two portions of isolation layer 2 is formed in a semiconductor substrate 1 .
- an oxide layer 3 and a poly-silicon layer 4 are sequentially formed on the active area and the portions of the isolation layer 2 in the semiconductor substrate 1 .
- a reflection-proof layer 5 is formed on the poly-silicon layer 4
- a mask pattern 6 is formed on the reflection-proof layer 5 to define the areas that are to be recessed (or etched) into the substrate 1 .
- a poly-silicon layer 4 is used as a hard mask for forming recesses in the substrate 1 .
- an insulation layer such as a nitride layer instead.
- the reflection-proof layer 5 , the poly-silicon layer 4 , and the oxide layer 3 are sequentially etched by using the mask pattern 6 as an etching mask, thereby exposing the areas that are expected to be recessed in the active area of the substrate 1 .
- the exposed substrate area is etched through a first isotropic wet etching by using the mask pattern 6 as an etching mask, thereby forming a first recess 7 in the substrate 1 .
- the bottom surface shape of the first recess 7 may be round or bowed shape; however, a sharp corner shape or other shapes are also possible.
- the first recess 7 is formed to have a depth of 10 ⁇ 1000 ⁇ measured from the surface of the substrate 1 . Thereafter, the recess gate mask pattern 6 and the reflection-proof layer 5 are removed.
- the first isotropic wet etching is performed by using a solution in which HF, NH 4 F, HNO 3 , CH 3 COOH, H 2 O 2 , and H 2 O are mixed.
- the etching is performed at a temperature between 25° C. and 100° C.
- CH 3 COOH is used as a stabilizer.
- the etching solution contains an amount of CH 3 COOH solution, which corresponds to 1 ⁇ 50% of the entire solution.
- HNO 3 is used as a chemical complement when CH 3 COOH is exhausted through reaction. Therefore, the etching solution contains an amount of HNO 3 solution, which corresponds to 1 ⁇ 50% of the entire solution.
- a portion at the bottom surface of the first recess 7 is further etched through a second dry etching, thereby forming a second recess 8 having a narrower width than the first recess 7 .
- the second recess 8 is formed to have a depth of 300 ⁇ 3000 ⁇ measured from the surface of the substrate 1 .
- the second dry etching is performed by using gas containing HBr, N 2 , Ar, Ne, and Cl.
- a plasma dry etching is performed to damage the etching surface of the first groove 7 and break the crystal lattice on the etching surface.
- the plasma dry etching is performed at a temperature between 25° C. and 700° C., at a pressure between 0.1 ⁇ 100 Torr, by a power between 10 and 2000 Watts, and under a reducing atmosphere.
- one selected from the group consisting of Ne, He, NH 3 , Kr, Xe and Rn is added as a catalyst gas.
- a gate oxide layer 9 is formed on the active area of the substrate 1 including the second recess 8 and the first recess 7 . Then, a gate poly-silicon layer 10 , a gate metal silicide layer 11 , and a gate hard mask layer 12 are sequentially formed on the gate oxide layer 9 .
- the gate hard mask layer 12 is etched into a pattern, and the etched gate hard mask layer 12 is used to etch the gate metal silicide layer 11 , the gate poly-silicon layer 10 , and the gate oxide layer 9 under the gate hard mask layer 12 , thereby forming a recess gate 13 (as shown in FIG. 1E ) in the first and second recesses 7 , 8 .
- the active area of the substrate (such as 1 ) is recessed through two steps of etching. Therefore, the semiconductor device of the present invention has an increased channel length when compared to the conventional semiconductor device having a recess gate formed through a single etching.
- the present invention it is possible to secure a sufficient channel length by twice-etching the substrate active area on which a gate (such as 13 ) is expected to be formed, even when the active area is reduced. Therefore, the present invention can effectively reduce the current leakage of the junction area and improve the refresh characteristics. Therefore, the present invention can improve the reliability and yield of semiconductor devices through the reduction of current leakage and the improvement of the refresh characteristics.
Abstract
A varying-width recess gate structure having a varying-width recess formed in a semiconductor device can sufficiently increase the channel length of the transistor having a gate formed in the varying-width recess, thereby effectively reducing the current leakage and improving the refresh characteristics. In the method of manufacturing the recess gate structure, etching is performed twice or more, so as to form a gate recess having varying width in the substrate, and a gate is formed in the gate recess.
Description
- 1. Field of the Invention
- The present invention relates generally to a method of manufacturing a semiconductor device, and more particularly to a method of manufacturing a semiconductor device having recess structure for increased channel length.
- 2. Description of the Prior Art
- The conventional transistors having planar structures are unable to keep up with the technological demands of the recent advances in the integration of DRAM devices, such that, for example, these conventional transistors are unable to meet the required threshold target of the device in which the transistors are integrated. The advanced integration of DRAM devices requires reduction in the minimum feature size, and to reduce the minimum feature size the doping density is increased in a substrate, which inevitably increases the electric field as well as the junction leakage in the transistor.
- Therefore, a three-dimensional active structure called a “recess gate structure,” which is considered to having effects on lowering the substrate doping density and reducing the junction leakage, is newly emerging.
- According to the conventional recess gate structure, an active area for formation of a gate is recessed, and a gate is formed on the recessed area of the active area, thereby increasing the channel length. Such conventional recess gate structure formed in the given active area may be able to reduce the substrate doping density, thereby increasing the data retention time. Further, the increase in the channel length (due to the recess channel structure in the given active area) can improve the characteristics with respect to the drain induced barrier lowering (DIBL) and the breakdown voltages (BVds), thereby may be able to improve the overall cell properties.
- Because the recess channel structure is shown to extend the data retention time by, for example, more than 200 ms, it is expected that the recess channel structure be utilized in the DRAM devices below a level of the sub-90 nm.
- As mentioned above, a gate having the recess channel structure formed on the recessed area of the active area is capable of increasing the channel length. However, when the given active area is reduced, the channel length will also have to be reduced even in the case of the recess gate structure undercutting the advantages gained. Thus, there will be less reduction of leakage current in the junction area and near elimination of the improvement in the refresh characteristics of the devices. As a result, it is impossible to secure consistent reliability and yield for the devices with reduced active area.
- Accordingly, the present invention has been made to solve the above-mentioned and other problems occurring in the prior art, and an object of the present invention is to provide a method of manufacturing a semiconductor device, which can sufficiently increase the channel length.
- It is another object of the present invention to provide a method of manufacturing a semiconductor device, which can sufficiently increase the channel length, thereby effectively reducing current leakage and improving the refresh characteristics.
- In order to accomplish this object, there is provided a method of manufacturing a semiconductor device, the method comprising the steps of: preparing a semiconductor substrate on which an isolation layer defining an active area is formed; sequentially forming an oxide layer, a poly-silicon layer, and a reflection-proof layer on the semiconductor substrate; forming a mask pattern defining an expected substrate recess area on the reflection-proof layer; etching the reflection-proof layer, the poly-silicon layer, and the oxide layer by using the mask pattern as an etching mask, thereby exposing the expected substrate recess area; performing a first etching on the expected substrate recess area, thereby forming a bowed first groove; eliminating the mask pattern and the reflection-proof layer; performing a second etching on a substrate portion at a bottom of the first groove by using the etched poly-silicon layer as an etching mask, thereby forming a second groove having a vertical side profile; eliminating the poly-silicon layer and the oxide layer; and forming a gate on the first groove including the second groove.
- It is preferred that, the first etching is performed by using a mixture solution in which HF, NH4F, HNO3, CH3COOH, H2O2 and H2O are mixed. The mixture solution may contain 1˜50% of CH3COOH solution. Also, the mixture solution may contain 1˜50% of HNO3 solution. It is also preferred that the first etching is performed at a temperature between 25 and 100° C. in order to improve an etching reactivity.
- The first groove is formed to have a depth of 10˜1000 Å.
- Preferably, the second dry etching is performed by using a gas containing groups of HBr, N2, Ar, Ne and Cl. Moreover, the second dry etching is a plasma dry etching in which the etching surface of the first groove is damaged, thereby breaking the crystal lattice on the etching surface.
- The plasma dry etching is performed at a temperature between 25° C. and 700° C., at a pressure between 0.1˜100 Torr, by a power between 10 and 2000 Watt, and under a reducing atmosphere. Further, in the plasma dry etching, one selected from the group consisting of Ne, He, NH3, Kr, Xe and Rn is added as a catalyst gas.
- The second groove is formed to have a depth of 300˜3000 Å.
- In accordance with another aspect of the present invention, there is provided a method of manufacturing a semiconductor device, the method comprising the steps of: preparing a semiconductor substrate on which an isolation layer defining an active area is formed; forming an insulation layer on the semiconductor substrate; forming a mask pattern defining an expected substrate recess area on the insulation layer; etching the insulation layer by using the mask pattern as an etching mask, thereby exposing the expected substrate recess area; performing a first isotropic etching on the expected substrate recess area, thereby forming a first groove; performing a second dry etching on a substrate portion at a bottom of the first groove, thereby forming a second groove; and forming a gate on the first groove including the second groove.
- It is preferred that the first isotropic etching is performed by using a mixture solution in which HF, NH4F, HNO3, CH3COOH, H2O2 and H2O are mixed. The mixture solution may contain 1˜50% of CH3COOH solution. Also, the mixture solution may contain 1˜50% of HNO3 solution.
- It is also preferred that the second dry etching is performed by using a gas containing groups of HBr, N2, Ar, Ne and Cl. Moreover, the second dry etching may be a plasma dry etching in which the etching surface of the first groove is damaged, thereby breaking the crystal lattice on the etching surface.
- The plasma dry etching is performed at a temperature between 25° C. and 700° C., at a pressure between 0.1˜100 Torr, by a power between 10 and 2000 Watt, and under a reducing atmosphere. Moreover, in the plasma dry etching, one selected from the group consisting of Ne, He, NH3, Kr, Xe and Rn is added as a catalyst gas.
- The above and other objects, features and advantages of the present invention will be more apparent from the following detailed description taken in conjunction with the accompanying drawings, in which:
-
FIGS. 1A through 1E are sectional views for illustrating a method of manufacturing a semiconductor device according to an embodiment of the present invention. - Hereinafter, a preferred embodiment of the present invention will be described with reference to the accompanying drawings.
-
FIGS. 1A-1E are cross-sectional views for illustrating a method of manufacturing a semiconductor device according to an embodiment of the present invention. - Referring to
FIG. 1A , an active area defined by two portions ofisolation layer 2 is formed in asemiconductor substrate 1. Then, anoxide layer 3 and a poly-silicon layer 4 are sequentially formed on the active area and the portions of theisolation layer 2 in thesemiconductor substrate 1. Thereafter, a reflection-proof layer 5 is formed on the poly-silicon layer 4, and amask pattern 6 is formed on the reflection-proof layer 5 to define the areas that are to be recessed (or etched) into thesubstrate 1. - In the present embodiment, a poly-silicon layer 4 is used as a hard mask for forming recesses in the
substrate 1. However, it is possible to use an insulation layer such as a nitride layer instead. - Referring to
FIG. 1B , the reflection-proof layer 5, the poly-silicon layer 4, and theoxide layer 3 are sequentially etched by using themask pattern 6 as an etching mask, thereby exposing the areas that are expected to be recessed in the active area of thesubstrate 1. - Referring to
FIG. 1C , the exposed substrate area is etched through a first isotropic wet etching by using themask pattern 6 as an etching mask, thereby forming afirst recess 7 in thesubstrate 1. As shown inFIG. 1C , the bottom surface shape of thefirst recess 7 may be round or bowed shape; however, a sharp corner shape or other shapes are also possible. Thefirst recess 7 is formed to have a depth of 10˜1000 Å measured from the surface of thesubstrate 1. Thereafter, the recessgate mask pattern 6 and the reflection-proof layer 5 are removed. - The first isotropic wet etching is performed by using a solution in which HF, NH4F, HNO3, CH3COOH, H2O2, and H2O are mixed. In order to improve the etching reactivity, the etching is performed at a temperature between 25° C. and 100° C. In the etching solution, CH3COOH is used as a stabilizer. Also, the etching solution contains an amount of CH3COOH solution, which corresponds to 1˜50% of the entire solution. Further, HNO3 is used as a chemical complement when CH3COOH is exhausted through reaction. Therefore, the etching solution contains an amount of HNO3 solution, which corresponds to 1˜50% of the entire solution.
- Referring to
FIG. 1D , a portion at the bottom surface of thefirst recess 7 is further etched through a second dry etching, thereby forming asecond recess 8 having a narrower width than thefirst recess 7. Thesecond recess 8 is formed to have a depth of 300˜3000 Å measured from the surface of thesubstrate 1. Thereafter, the poly-silicon layer 4 and theoxide layer 3 are removed The second dry etching is performed by using gas containing HBr, N2, Ar, Ne, and Cl. - In addition, for the second dry etching, a plasma dry etching is performed to damage the etching surface of the
first groove 7 and break the crystal lattice on the etching surface. The plasma dry etching is performed at a temperature between 25° C. and 700° C., at a pressure between 0.1˜100 Torr, by a power between 10 and 2000 Watts, and under a reducing atmosphere. Also, in the plasma dry etching, one selected from the group consisting of Ne, He, NH3, Kr, Xe and Rn is added as a catalyst gas. - Referring to
FIG. 1E , agate oxide layer 9 is formed on the active area of thesubstrate 1 including thesecond recess 8 and thefirst recess 7. Then, a gate poly-silicon layer 10, a gatemetal silicide layer 11, and a gatehard mask layer 12 are sequentially formed on thegate oxide layer 9. - Thereafter, the gate
hard mask layer 12 is etched into a pattern, and the etched gatehard mask layer 12 is used to etch the gatemetal silicide layer 11, the gate poly-silicon layer 10, and thegate oxide layer 9 under the gatehard mask layer 12, thereby forming a recess gate 13 (as shown inFIG. 1E ) in the first andsecond recesses - Thereafter, although not shown, a series of known processing steps are sequentially performed, so as to complete the manufacturing of a semiconductor device having the
recess gate 13 according to an embodiment of the present invention. - In a semiconductor device having a recess gate (such as 13) manufactured in the process according to an embodiment of the present invention as described above, the active area of the substrate (such as 1) is recessed through two steps of etching. Therefore, the semiconductor device of the present invention has an increased channel length when compared to the conventional semiconductor device having a recess gate formed through a single etching.
- Therefore, according to the present invention, it is possible to secure a sufficient channel length by twice-etching the substrate active area on which a gate (such as 13) is expected to be formed, even when the active area is reduced. Therefore, the present invention can effectively reduce the current leakage of the junction area and improve the refresh characteristics. Therefore, the present invention can improve the reliability and yield of semiconductor devices through the reduction of current leakage and the improvement of the refresh characteristics.
- Although a preferred embodiment of the present invention has been described for illustrative purposes, those skilled in the art will appreciate that various modifications, additions and substitutions are possible, without departing from the scope and spirit of the invention as disclosed in the accompanying claims.
Claims (1)
1. A recess gate structure for a transistor in a semiconductor device having a semiconductor substrate having an active areas defined by isolation regions, the recess gate structure comprising:
a varying-width recess having a first recess width formed in the semiconductor substrate for a first recess depth measured from the surface of the semiconductor substrate and having a second recess width narrower than the first recess width and extending continuously into the semiconductor substrate from the bottom end of the first recess width,
wherein the second recess depth measured from the surface of the semiconductor substrate is longer than the first recess depth measured from the surface of the semiconductor substrate; and
a transistor gate formed in the varying-width recess formed in the semiconductor substrate.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/174,735 US20080272431A1 (en) | 2005-06-30 | 2008-07-17 | Method of manufacturing semiconductor device having recess gate structure with varying recess width for increased channel length |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020050058570A KR100608386B1 (en) | 2005-06-30 | 2005-06-30 | Method of manufacturing semiconductor device |
KR10-2005-0058570 | 2005-06-30 | ||
US11/318,960 US7413969B2 (en) | 2005-06-30 | 2005-12-27 | Method of manufacturing semiconductor device having recess gate structure with varying recess width for increased channel length |
US12/174,735 US20080272431A1 (en) | 2005-06-30 | 2008-07-17 | Method of manufacturing semiconductor device having recess gate structure with varying recess width for increased channel length |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/318,960 Division US7413969B2 (en) | 2005-06-30 | 2005-12-27 | Method of manufacturing semiconductor device having recess gate structure with varying recess width for increased channel length |
Publications (1)
Publication Number | Publication Date |
---|---|
US20080272431A1 true US20080272431A1 (en) | 2008-11-06 |
Family
ID=37184957
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/318,960 Active 2026-01-24 US7413969B2 (en) | 2005-06-30 | 2005-12-27 | Method of manufacturing semiconductor device having recess gate structure with varying recess width for increased channel length |
US12/174,735 Abandoned US20080272431A1 (en) | 2005-06-30 | 2008-07-17 | Method of manufacturing semiconductor device having recess gate structure with varying recess width for increased channel length |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/318,960 Active 2026-01-24 US7413969B2 (en) | 2005-06-30 | 2005-12-27 | Method of manufacturing semiconductor device having recess gate structure with varying recess width for increased channel length |
Country Status (5)
Country | Link |
---|---|
US (2) | US7413969B2 (en) |
JP (1) | JP5127137B2 (en) |
KR (1) | KR100608386B1 (en) |
CN (1) | CN100463113C (en) |
TW (1) | TWI263307B (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10008417B1 (en) | 2017-06-12 | 2018-06-26 | International Business Machines Corporation | Vertical transport fin field effect transistors having different channel lengths |
WO2023028889A1 (en) * | 2021-08-31 | 2023-03-09 | 长江存储科技有限责任公司 | Semiconductor structure, manufacturing method, and three-dimensional memory |
Families Citing this family (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100732767B1 (en) * | 2005-12-29 | 2007-06-27 | 주식회사 하이닉스반도체 | Method for fabricating trench of recess channel in semiconductor device |
DE102006045441B4 (en) * | 2006-09-26 | 2008-09-25 | Infineon Technologies Austria Ag | A method of manufacturing a semiconductor device device having a trench transistor structure |
KR100842908B1 (en) * | 2006-09-30 | 2008-07-02 | 주식회사 하이닉스반도체 | Semiconductor device having recess gate and method of manufacturing the same |
US7645671B2 (en) | 2006-11-13 | 2010-01-12 | Micron Technology, Inc. | Recessed access device for a memory |
KR100840789B1 (en) | 2007-02-05 | 2008-06-23 | 삼성전자주식회사 | Recessed transistor and method of manufacturing the semiconductor device |
KR100849189B1 (en) | 2007-02-12 | 2008-07-30 | 주식회사 하이닉스반도체 | Method for manufacturing semiconductor device |
JP2008210994A (en) * | 2007-02-27 | 2008-09-11 | Nec Electronics Corp | Lateral mosfet and manufacturing method thereof |
KR100951566B1 (en) | 2007-03-15 | 2010-04-09 | 주식회사 하이닉스반도체 | Method for manufacturing semiconductor device with recess gate |
US7923373B2 (en) | 2007-06-04 | 2011-04-12 | Micron Technology, Inc. | Pitch multiplication using self-assembling materials |
KR100908522B1 (en) * | 2007-06-28 | 2009-07-20 | 주식회사 하이닉스반도체 | Semiconductor device and manufacturing method thereof |
DE102007045734B3 (en) * | 2007-09-25 | 2008-11-13 | Qimonda Ag | Method for structuring of isolating material and semiconducting material in semiconductor elements for production of integrated circuit, involves partial clearing of semiconducting material |
KR20090076317A (en) * | 2008-01-08 | 2009-07-13 | 삼성전자주식회사 | Semiconductor device and method of forming the same |
CN101587908B (en) * | 2008-05-23 | 2010-11-17 | 南亚科技股份有限公司 | Recessed trench transistor structure |
US9012318B2 (en) | 2012-09-21 | 2015-04-21 | Micron Technology, Inc. | Etching polysilicon |
KR101506888B1 (en) * | 2013-10-02 | 2015-03-30 | 주식회사 에스앤에스텍 | Blankmask and photomask |
CN107464749B (en) * | 2017-07-28 | 2021-09-17 | 北京北方华创微电子装备有限公司 | Etching method and etching system |
CN112885770A (en) * | 2019-11-29 | 2021-06-01 | 长鑫存储技术有限公司 | Shallow trench isolation structure, semiconductor structure and preparation method thereof |
CN112864155B (en) * | 2021-01-04 | 2022-05-03 | 长鑫存储技术有限公司 | Method for manufacturing semiconductor structure and semiconductor structure |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050042833A1 (en) * | 2003-08-20 | 2005-02-24 | Jong-Chul Park | Method of manufacturing integrated circuit device including recessed channel transistor |
US7326629B2 (en) * | 2004-09-10 | 2008-02-05 | Agency For Science, Technology And Research | Method of stacking thin substrates by transfer bonding |
US20080185641A1 (en) * | 2007-02-05 | 2008-08-07 | Samsung Electronics Co., Ltd. | Recessed transistor and method of manufacturing the same |
Family Cites Families (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58202560A (en) * | 1982-05-21 | 1983-11-25 | Hitachi Ltd | Semiconductor device and its manufacture |
JPH02294031A (en) * | 1989-05-09 | 1990-12-05 | Matsushita Electron Corp | Formation of trench |
DE69233314T2 (en) * | 1991-10-11 | 2005-03-24 | Canon K.K. | Process for the production of semiconductor products |
JP3353532B2 (en) * | 1995-04-13 | 2002-12-03 | ソニー株式会社 | Trench etching method |
US5880004A (en) * | 1997-06-10 | 1999-03-09 | Winbond Electronics Corp. | Trench isolation process |
JPH11111837A (en) | 1997-10-03 | 1999-04-23 | Toyota Central Res & Dev Lab Inc | Manufacture for semiconductor device |
KR100275484B1 (en) * | 1998-10-23 | 2001-01-15 | 정선종 | Method for manufacturing a power device having a trench gate electrode |
JP2000208606A (en) * | 1999-01-11 | 2000-07-28 | Nec Corp | Semiconductor device and production thereof |
KR100282452B1 (en) * | 1999-03-18 | 2001-02-15 | 김영환 | Semiconductor device and method for fabricating the same |
JP2001277488A (en) * | 2000-03-30 | 2001-10-09 | Fuji Photo Film Co Ltd | Method for ink jet recording |
US20020063282A1 (en) | 2000-11-29 | 2002-05-30 | Chiu-Te Lee | Buried transistor for a liquid crystal display system |
KR100433091B1 (en) * | 2001-10-23 | 2004-05-28 | 주식회사 하이닉스반도체 | Method for forming metal line using damascene process |
AU2003232995A1 (en) | 2002-05-31 | 2003-12-19 | Koninklijke Philips Electronics N.V. | Trench-gate semiconductor device and method of manufacturing |
JP3870292B2 (en) * | 2002-12-10 | 2007-01-17 | 関東化学株式会社 | Etching solution composition and method for producing reflector using the same |
KR100505712B1 (en) * | 2003-10-22 | 2005-08-02 | 삼성전자주식회사 | Method for fabricating recess channel array transistor |
KR100532509B1 (en) * | 2004-03-26 | 2005-11-30 | 삼성전자주식회사 | Trench capacitor using SiGe layer and method of fabricating the same |
-
2005
- 2005-06-30 KR KR1020050058570A patent/KR100608386B1/en not_active IP Right Cessation
- 2005-12-26 TW TW094146561A patent/TWI263307B/en not_active IP Right Cessation
- 2005-12-27 US US11/318,960 patent/US7413969B2/en active Active
- 2005-12-28 JP JP2005378696A patent/JP5127137B2/en not_active Expired - Fee Related
-
2006
- 2006-02-27 CN CNB2006100549508A patent/CN100463113C/en not_active Expired - Fee Related
-
2008
- 2008-07-17 US US12/174,735 patent/US20080272431A1/en not_active Abandoned
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050042833A1 (en) * | 2003-08-20 | 2005-02-24 | Jong-Chul Park | Method of manufacturing integrated circuit device including recessed channel transistor |
US7326629B2 (en) * | 2004-09-10 | 2008-02-05 | Agency For Science, Technology And Research | Method of stacking thin substrates by transfer bonding |
US20080185641A1 (en) * | 2007-02-05 | 2008-08-07 | Samsung Electronics Co., Ltd. | Recessed transistor and method of manufacturing the same |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10008417B1 (en) | 2017-06-12 | 2018-06-26 | International Business Machines Corporation | Vertical transport fin field effect transistors having different channel lengths |
WO2018229606A1 (en) * | 2017-06-12 | 2018-12-20 | International Business Machines Corporation | Vertical transport fin field effect transistors having different channel lengths |
US10242919B2 (en) | 2017-06-12 | 2019-03-26 | International Business Machines Corporation | Vertical transport fin field effect transistors having different channel lengths |
US10325815B2 (en) | 2017-06-12 | 2019-06-18 | International Business Machines Corporation | Vertical transport fin field effect transistors having different channel lengths |
GB2578061A (en) * | 2017-06-12 | 2020-04-15 | Ibm | Vertical transport fin field effect transistors having different channel lengths |
GB2578061B (en) * | 2017-06-12 | 2021-12-01 | Ibm | Vertical transport fin field effect transistors having different channel lengths |
WO2023028889A1 (en) * | 2021-08-31 | 2023-03-09 | 长江存储科技有限责任公司 | Semiconductor structure, manufacturing method, and three-dimensional memory |
Also Published As
Publication number | Publication date |
---|---|
US20070004145A1 (en) | 2007-01-04 |
CN1892988A (en) | 2007-01-10 |
TWI263307B (en) | 2006-10-01 |
KR100608386B1 (en) | 2006-08-08 |
JP5127137B2 (en) | 2013-01-23 |
TW200701403A (en) | 2007-01-01 |
US7413969B2 (en) | 2008-08-19 |
CN100463113C (en) | 2009-02-18 |
JP2007013085A (en) | 2007-01-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7413969B2 (en) | Method of manufacturing semiconductor device having recess gate structure with varying recess width for increased channel length | |
JP5134760B2 (en) | Manufacturing method of recess channel array transistor using mask layer having high etching selectivity with silicon substrate | |
KR100772114B1 (en) | Method of manufacturing semiconductor device | |
CN104008994B (en) | Method for manufacturing semiconductor device | |
US7183600B2 (en) | Semiconductor device with trench gate type transistor and method of manufacturing the same | |
US7947553B2 (en) | Method for fabricating semiconductor device with recess gate | |
KR100744071B1 (en) | Method for fabricating the same of semiconductor device with bulb type recess gate | |
US20070004128A1 (en) | Method for fabricating semiconductor device with recess gate | |
KR100691011B1 (en) | Method of manufacturing semiconductor device | |
KR100631960B1 (en) | Semiconductor device and method of manufacturing the same | |
US7768053B2 (en) | Semiconductor device with asymmetric transistor and method for fabricating the same | |
KR100991382B1 (en) | Transistor having multi-plane channel and method for forming the same | |
US7148108B2 (en) | Method of manufacturing semiconductor device having step gate | |
KR100745939B1 (en) | Method for forming semiconductor device | |
KR100844930B1 (en) | Method for fabricating the same of semiconductor device with recess gate of flask shape | |
KR100739974B1 (en) | Method of manufacturing a flash memory device | |
KR20070079949A (en) | Method for forming of semiconductor device | |
KR20060072959A (en) | Method for forming gate of semiconductor device | |
KR20030045217A (en) | Method of manufacturing a trench in semiconductor device | |
US7652323B2 (en) | Semiconductor device having step gates and method of manufacturing the same | |
KR20090044648A (en) | Semiconductor device and method for fabrication of the same | |
KR20100003174A (en) | Method for manufacturing semiconductor device | |
KR20080060424A (en) | Method of forming a semiconductor device | |
US20060292884A1 (en) | Method for fabricating semiconductor device | |
KR20060035329A (en) | Method for forming gate of semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |