US20080079461A1 - Integrated circuit chips with fine-line metal and over-passivation metal - Google Patents
Integrated circuit chips with fine-line metal and over-passivation metal Download PDFInfo
- Publication number
- US20080079461A1 US20080079461A1 US11/864,926 US86492607A US2008079461A1 US 20080079461 A1 US20080079461 A1 US 20080079461A1 US 86492607 A US86492607 A US 86492607A US 2008079461 A1 US2008079461 A1 US 2008079461A1
- Authority
- US
- United States
- Prior art keywords
- layer
- over
- circuit
- node
- interconnecting structure
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000002161 passivation Methods 0.000 title claims abstract description 514
- 229910052751 metal Inorganic materials 0.000 title claims description 555
- 239000002184 metal Substances 0.000 title claims description 555
- 239000000758 substrate Substances 0.000 claims abstract description 79
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract description 43
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 43
- 239000010703 silicon Substances 0.000 claims abstract description 43
- 229920000642 polymer Polymers 0.000 claims description 267
- 230000004888 barrier function Effects 0.000 claims description 258
- 239000010949 copper Substances 0.000 claims description 249
- 229910052802 copper Inorganic materials 0.000 claims description 223
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 220
- 239000000872 buffer Substances 0.000 claims description 99
- 230000015654 memory Effects 0.000 claims description 74
- 239000004065 semiconductor Substances 0.000 claims description 31
- 150000004767 nitrides Chemical class 0.000 claims description 22
- 239000010410 layer Substances 0.000 description 2655
- 238000000034 method Methods 0.000 description 233
- 229920002120 photoresistant polymer Polymers 0.000 description 191
- 230000008569 process Effects 0.000 description 185
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 183
- 238000004544 sputter deposition Methods 0.000 description 159
- 239000010931 gold Substances 0.000 description 154
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 139
- 229910052737 gold Inorganic materials 0.000 description 131
- 238000009713 electroplating Methods 0.000 description 123
- 239000010936 titanium Substances 0.000 description 98
- 239000004642 Polyimide Substances 0.000 description 94
- 229920001721 polyimide Polymers 0.000 description 94
- 229910052759 nickel Inorganic materials 0.000 description 85
- 229910052719 titanium Inorganic materials 0.000 description 81
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 76
- 239000000463 material Substances 0.000 description 73
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 description 65
- 150000002739 metals Chemical class 0.000 description 65
- 239000011651 chromium Substances 0.000 description 60
- 229910052715 tantalum Inorganic materials 0.000 description 60
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 59
- 238000001312 dry etching Methods 0.000 description 57
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 57
- 238000001039 wet etching Methods 0.000 description 55
- 229910052804 chromium Inorganic materials 0.000 description 48
- 229910052782 aluminium Inorganic materials 0.000 description 46
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 46
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical compound [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 description 45
- MZLGASXMSKOWSE-UHFFFAOYSA-N tantalum nitride Chemical compound [Ta]#N MZLGASXMSKOWSE-UHFFFAOYSA-N 0.000 description 39
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 38
- 229910001080 W alloy Inorganic materials 0.000 description 38
- 238000010586 diagram Methods 0.000 description 36
- 229910052763 palladium Inorganic materials 0.000 description 35
- 229910052697 platinum Inorganic materials 0.000 description 32
- 229910052707 ruthenium Inorganic materials 0.000 description 32
- UMIVXZPTRXBADB-UHFFFAOYSA-N benzocyclobutene Chemical compound C1=CC=C2CCC2=C1 UMIVXZPTRXBADB-UHFFFAOYSA-N 0.000 description 28
- KJTLSVCANCCWHF-UHFFFAOYSA-N Ruthenium Chemical compound [Ru] KJTLSVCANCCWHF-UHFFFAOYSA-N 0.000 description 27
- 239000011248 coating agent Substances 0.000 description 26
- 238000000576 coating method Methods 0.000 description 26
- 238000009826 distribution Methods 0.000 description 24
- 229910000679 solder Inorganic materials 0.000 description 24
- 229910045601 alloy Inorganic materials 0.000 description 20
- 239000000956 alloy Substances 0.000 description 20
- 229910052718 tin Inorganic materials 0.000 description 20
- 150000002148 esters Chemical class 0.000 description 19
- 229910052757 nitrogen Inorganic materials 0.000 description 19
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 18
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 18
- 238000004049 embossing Methods 0.000 description 18
- 238000013461 design Methods 0.000 description 17
- 238000005516 engineering process Methods 0.000 description 15
- 239000004593 Epoxy Substances 0.000 description 14
- 229920001486 SU-8 photoresist Polymers 0.000 description 14
- 238000000151 deposition Methods 0.000 description 14
- 229920001971 elastomer Polymers 0.000 description 14
- 239000000806 elastomer Substances 0.000 description 14
- 229920000052 poly(p-xylylene) Polymers 0.000 description 14
- 229920001296 polysiloxane Polymers 0.000 description 14
- 229910052731 fluorine Inorganic materials 0.000 description 13
- YCKRFDGAMUMZLT-UHFFFAOYSA-N Fluorine atom Chemical compound [F] YCKRFDGAMUMZLT-UHFFFAOYSA-N 0.000 description 12
- 239000011737 fluorine Substances 0.000 description 12
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 11
- 238000005229 chemical vapour deposition Methods 0.000 description 11
- 239000002131 composite material Substances 0.000 description 11
- 229910052760 oxygen Inorganic materials 0.000 description 11
- 239000001301 oxygen Substances 0.000 description 11
- 235000012431 wafers Nutrition 0.000 description 11
- 239000004020 conductor Substances 0.000 description 10
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 10
- 229910001316 Ag alloy Inorganic materials 0.000 description 9
- 229910000881 Cu alloy Inorganic materials 0.000 description 9
- 229910018594 Si-Cu Inorganic materials 0.000 description 9
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 9
- 229910008465 Si—Cu Inorganic materials 0.000 description 9
- QCEUXSAXTBNJGO-UHFFFAOYSA-N [Ag].[Sn] Chemical compound [Ag].[Sn] QCEUXSAXTBNJGO-UHFFFAOYSA-N 0.000 description 9
- PQIJHIWFHSVPMH-UHFFFAOYSA-N [Cu].[Ag].[Sn] Chemical compound [Cu].[Ag].[Sn] PQIJHIWFHSVPMH-UHFFFAOYSA-N 0.000 description 9
- WPPDFTBPZNZZRP-UHFFFAOYSA-N aluminum copper Chemical compound [Al].[Cu] WPPDFTBPZNZZRP-UHFFFAOYSA-N 0.000 description 9
- 239000003990 capacitor Substances 0.000 description 9
- 239000000356 contaminant Substances 0.000 description 9
- 239000010408 film Substances 0.000 description 9
- 239000011521 glass Substances 0.000 description 9
- 229910001174 tin-lead alloy Inorganic materials 0.000 description 9
- 229910000969 tin-silver-copper Inorganic materials 0.000 description 9
- 238000005240 physical vapour deposition Methods 0.000 description 8
- 229910052814 silicon oxide Inorganic materials 0.000 description 8
- 239000000919 ceramic Substances 0.000 description 7
- 230000001105 regulatory effect Effects 0.000 description 7
- 229910052703 rhodium Inorganic materials 0.000 description 7
- 239000010948 rhodium Substances 0.000 description 7
- 229910052709 silver Inorganic materials 0.000 description 7
- 229910052581 Si3N4 Inorganic materials 0.000 description 6
- 239000003989 dielectric material Substances 0.000 description 6
- 238000009792 diffusion process Methods 0.000 description 6
- 230000006870 function Effects 0.000 description 6
- 230000003071 parasitic effect Effects 0.000 description 6
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 6
- 238000007772 electroless plating Methods 0.000 description 5
- 238000005530 etching Methods 0.000 description 5
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 5
- 239000010944 silver (metal) Substances 0.000 description 5
- 239000000126 substance Substances 0.000 description 5
- 229910052721 tungsten Inorganic materials 0.000 description 5
- MHAJPDPJQMAIIY-UHFFFAOYSA-N Hydrogen peroxide Chemical compound OO MHAJPDPJQMAIIY-UHFFFAOYSA-N 0.000 description 4
- 229910008599 TiW Inorganic materials 0.000 description 4
- 150000001408 amides Chemical class 0.000 description 4
- 230000015556 catabolic process Effects 0.000 description 4
- 238000006731 degradation reaction Methods 0.000 description 4
- 238000001465 metallisation Methods 0.000 description 4
- 238000000059 patterning Methods 0.000 description 4
- 230000002093 peripheral effect Effects 0.000 description 4
- 238000000206 photolithography Methods 0.000 description 4
- 238000001020 plasma etching Methods 0.000 description 4
- 238000005498 polishing Methods 0.000 description 4
- 229920005591 polysilicon Polymers 0.000 description 4
- 230000009467 reduction Effects 0.000 description 4
- 230000002441 reversible effect Effects 0.000 description 4
- 239000007858 starting material Substances 0.000 description 4
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 4
- 239000010937 tungsten Substances 0.000 description 4
- VHUUQVKOLVNVRT-UHFFFAOYSA-N Ammonium hydroxide Chemical compound [NH4+].[OH-] VHUUQVKOLVNVRT-UHFFFAOYSA-N 0.000 description 3
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 3
- 239000010432 diamond Substances 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- 238000004806 packaging method and process Methods 0.000 description 3
- NLKNQRATVPKPDG-UHFFFAOYSA-M potassium iodide Chemical compound [K+].[I-] NLKNQRATVPKPDG-UHFFFAOYSA-M 0.000 description 3
- 239000005368 silicate glass Substances 0.000 description 3
- 230000003068 static effect Effects 0.000 description 3
- 229910052720 vanadium Inorganic materials 0.000 description 3
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 2
- ZAMOUSCENKQFHK-UHFFFAOYSA-N Chlorine atom Chemical compound [Cl] ZAMOUSCENKQFHK-UHFFFAOYSA-N 0.000 description 2
- 229910001111 Fine metal Inorganic materials 0.000 description 2
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 2
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 2
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 229910052799 carbon Inorganic materials 0.000 description 2
- 239000000460 chlorine Substances 0.000 description 2
- 229910052801 chlorine Inorganic materials 0.000 description 2
- 230000020169 heat generation Effects 0.000 description 2
- 239000001257 hydrogen Substances 0.000 description 2
- 229910052739 hydrogen Inorganic materials 0.000 description 2
- 229910000040 hydrogen fluoride Inorganic materials 0.000 description 2
- 229910010272 inorganic material Inorganic materials 0.000 description 2
- 239000011147 inorganic material Substances 0.000 description 2
- 239000012212 insulator Substances 0.000 description 2
- 229910052740 iodine Inorganic materials 0.000 description 2
- 235000012054 meals Nutrition 0.000 description 2
- 239000007769 metal material Substances 0.000 description 2
- 239000002245 particle Substances 0.000 description 2
- 230000035515 penetration Effects 0.000 description 2
- 239000005360 phosphosilicate glass Substances 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- MHOVAHRLVXNVSD-UHFFFAOYSA-N rhodium atom Chemical compound [Rh] MHOVAHRLVXNVSD-UHFFFAOYSA-N 0.000 description 2
- 239000004332 silver Substances 0.000 description 2
- -1 sodium Chemical class 0.000 description 2
- MAKDTFFYCIMFQP-UHFFFAOYSA-N titanium tungsten Chemical compound [Ti].[W] MAKDTFFYCIMFQP-UHFFFAOYSA-N 0.000 description 2
- ZCYVEMRRCGMTRW-UHFFFAOYSA-N 7553-56-2 Chemical compound [I] ZCYVEMRRCGMTRW-UHFFFAOYSA-N 0.000 description 1
- 235000014653 Carica parviflora Nutrition 0.000 description 1
- 241000243321 Cnidaria Species 0.000 description 1
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 1
- DGAQECJNVWCQMB-PUAWFVPOSA-M Ilexoside XXIX Chemical compound C[C@@H]1CC[C@@]2(CC[C@@]3(C(=CC[C@H]4[C@]3(CC[C@@H]5[C@@]4(CC[C@@H](C5(C)C)OS(=O)(=O)[O-])C)C)[C@@H]2[C@]1(C)O)C)C(=O)O[C@H]6[C@@H]([C@H]([C@@H]([C@H](O6)CO)O)O)O.[Na+] DGAQECJNVWCQMB-PUAWFVPOSA-M 0.000 description 1
- BPQQTUXANYXVAA-UHFFFAOYSA-N Orthosilicate Chemical compound [O-][Si]([O-])([O-])[O-] BPQQTUXANYXVAA-UHFFFAOYSA-N 0.000 description 1
- 230000006399 behavior Effects 0.000 description 1
- 230000033228 biological regulation Effects 0.000 description 1
- 229910017052 cobalt Inorganic materials 0.000 description 1
- 239000010941 cobalt Substances 0.000 description 1
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 1
- 230000007797 corrosion Effects 0.000 description 1
- 238000005260 corrosion Methods 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- KPUWHANPEXNPJT-UHFFFAOYSA-N disiloxane Chemical class [SiH3]O[SiH3] KPUWHANPEXNPJT-UHFFFAOYSA-N 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005265 energy consumption Methods 0.000 description 1
- 230000008020 evaporation Effects 0.000 description 1
- 238000001704 evaporation Methods 0.000 description 1
- 150000002431 hydrogen Chemical class 0.000 description 1
- 238000007654 immersion Methods 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 239000011630 iodine Substances 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 238000005304 joining Methods 0.000 description 1
- 230000003094 perturbing effect Effects 0.000 description 1
- 230000000644 propagated effect Effects 0.000 description 1
- 239000011241 protective layer Substances 0.000 description 1
- 239000010453 quartz Substances 0.000 description 1
- 239000003870 refractory metal Substances 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 230000035945 sensitivity Effects 0.000 description 1
- 150000004760 silicates Chemical class 0.000 description 1
- 229910021332 silicide Inorganic materials 0.000 description 1
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 1
- 229910052708 sodium Inorganic materials 0.000 description 1
- 239000011734 sodium Substances 0.000 description 1
- 241000894007 species Species 0.000 description 1
- 238000000992 sputter etching Methods 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
- 229910021341 titanium silicide Inorganic materials 0.000 description 1
- 230000001052 transient effect Effects 0.000 description 1
- 229910052723 transition metal Inorganic materials 0.000 description 1
- 150000003624 transition metals Chemical class 0.000 description 1
- WQJQOUPTWCFRMM-UHFFFAOYSA-N tungsten disilicide Chemical compound [Si]#[W]#[Si] WQJQOUPTWCFRMM-UHFFFAOYSA-N 0.000 description 1
- 229910021342 tungsten silicide Inorganic materials 0.000 description 1
- 239000002699 waste material Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76871—Layers specifically deposited to enhance or enable the nucleation of further layers, i.e. seed layers
- H01L21/76873—Layers specifically deposited to enhance or enable the nucleation of further layers, i.e. seed layers for electroplating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/552—Protection against radiation, e.g. light or electromagnetic waves
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76816—Aspects relating to the layout of the pattern or to the size of vias or trenches
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/528—Geometry or layout of the interconnection structure
- H01L23/5283—Cross-sectional geometry
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/528—Geometry or layout of the interconnection structure
- H01L23/5286—Arrangements of power or ground buses
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
- H01L23/53228—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being copper
- H01L23/53238—Additional layers associated with copper layers, e.g. adhesion, barrier, cladding layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/5329—Insulating materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
- H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76885—By forming conductive members before deposition of protective insulating material, e.g. pillars, studs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/0212—Auxiliary members for bonding areas, e.g. spacers
- H01L2224/02122—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body
- H01L2224/02163—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body on the bonding area
- H01L2224/02165—Reinforcing structures
- H01L2224/02166—Collar structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
- H01L2224/0231—Manufacturing methods of the redistribution layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05571—Disposition the external layer being disposed in a recess of the surface
- H01L2224/05572—Disposition the external layer being disposed in a recess of the surface the external layer extending out of an opening
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05624—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05647—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05663—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05664—Palladium [Pd] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/1147—Manufacturing methods using a lift-off mask
- H01L2224/1148—Permanent masks, i.e. masks left in the finished device, e.g. passivation layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1302—Disposition
- H01L2224/13022—Disposition the bump connector being at least partially embedded in the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/45124—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45147—Copper (Cu) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
- H01L2224/486—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48617—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950 °C
- H01L2224/48624—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
- H01L2224/486—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48638—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/48647—Copper (Cu) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
- H01L2224/486—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48663—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/48664—Palladium (Pd) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48699—Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
- H01L2224/487—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48717—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950 °C
- H01L2224/48724—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48699—Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
- H01L2224/487—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48738—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/48747—Copper (Cu) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48699—Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
- H01L2224/487—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48763—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/48764—Palladium (Pd) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48799—Principal constituent of the connecting portion of the wire connector being Copper (Cu)
- H01L2224/488—Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48817—Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950 °C
- H01L2224/48824—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48799—Principal constituent of the connecting portion of the wire connector being Copper (Cu)
- H01L2224/488—Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48838—Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/48847—Copper (Cu) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48799—Principal constituent of the connecting portion of the wire connector being Copper (Cu)
- H01L2224/488—Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48863—Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/48864—Palladium (Pd) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73257—Bump and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01007—Nitrogen [N]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01011—Sodium [Na]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01014—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01015—Phosphorus [P]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01018—Argon [Ar]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01019—Potassium [K]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01022—Titanium [Ti]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01023—Vanadium [V]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01024—Chromium [Cr]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01027—Cobalt [Co]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01028—Nickel [Ni]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01042—Molybdenum [Mo]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01044—Ruthenium [Ru]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01045—Rhodium [Rh]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01046—Palladium [Pd]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0105—Tin [Sn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01072—Hafnium [Hf]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01073—Tantalum [Ta]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01075—Rhenium [Re]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01077—Iridium [Ir]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01083—Bismuth [Bi]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/049—Nitrides composed of metals from groups of the periodic table
- H01L2924/0494—4th Group
- H01L2924/04941—TiN
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/049—Nitrides composed of metals from groups of the periodic table
- H01L2924/0495—5th Group
- H01L2924/04953—TaN
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/049—Nitrides composed of metals from groups of the periodic table
- H01L2924/0504—14th Group
- H01L2924/05042—Si3N4
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/095—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
- H01L2924/097—Glass-ceramics, e.g. devitrified glass
- H01L2924/09701—Low temperature co-fired ceramic [LTCC]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/10251—Elemental semiconductors, i.e. Group IV
- H01L2924/10253—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
- H01L2924/15787—Ceramics, e.g. crystalline carbides, nitrides or oxides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
- H01L2924/15788—Glasses, e.g. amorphous oxides, nitrides or fluorides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19041—Component type being a capacitor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19043—Component type being a resistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30105—Capacitance
Definitions
- the invention relates to an on-chip circuit unit to send electrical stimulus to other circuit units that are located on the same integrated circuit (IC) chip and a method for forming the same. More particularly, the invention relates to an on-chip voltage-regulating circuit or a voltage converter to send electrical power to other circuit units located on the same chip by way of a coarse conductor deposited over the passivation layer.
- IC integrated circuit
- CMOS complementary metal-oxide-semiconductor
- CPUs Central Processing Units
- DSPs Digital Signal Processors
- analog chips DRAMs
- SRAMs SRAMs
- Flashs Flashs and etc.
- Each chip is fabricated using different types and/or different generations of IC manufacturing process technologies.
- the CPU chip may be fabricated using an advanced 65 nm technology with power supply voltage at 1.2 V, the analog chip fabricated using a 0.25 um IC process technology with power supply voltage at 3.3 V, and the DRAM chip using a 90 nm IC process technology at 1.5V, and the flash chip using a 0.18 um technology with power supply voltage at 2.5V.
- the on-chip voltage converter and/or voltage regulator become desirable.
- the DRAM chip may require an on-chip voltage converter and/or voltage regulator to convert 3.3V to 1.5V and the flash chip may also require an on-chip voltage converter to convert 3.3V to 2.5V Moreover, the on-chip voltage converter or regulator should provide a constant voltage for the semiconductor devices located at different locations on an IC chip through on-chip power/ground buses. In this regard, an on-chip voltage regulator or an on-chip voltage converter affiliated with low parasitic power/ground lines is desired. In addition to the minimized energy consumption, the rippling effect that may occur in accordance with fluctuation of load capacitance and resistance is also abated.
- U.S. Pat. No. 6,495,442 B1 by Lin and et al. describes post-passivation schemes on top of IC chips.
- the post-passivation scheme over the IC passivation layer is used as the global, power, ground, or signal distribution networks.
- the power/ground voltage is supplied from an external (outside of the chip) power supply source.
- U.S. Pat. No. 6,649,509 B1 by Lin and et al. describes an embossing process to form post-passivation interconnection scheme over the IC passivation layer to be used as the global distribution network for power, ground, clock and/or signal.
- An object of this invention is to provide an on-chip circuit unit to send electrical stimulus to several devices or circuit units that are located on the same IC chip.
- An object of this invention is to provide an on-chip voltage-regulating device (voltage regulator) to send electrical power to several devices or circuit units that are located on the same IC chip.
- An object of this invention is to provide an on-chip voltage converter to send electrical power to several devices or circuit units that are located on the same IC chip.
- Another object of the invention is to deliver electrical stimulus to several devices or circuit units with little loss due to the parasitic effects.
- Another object of the invention is to deliver electrical power to several devices or circuit units with little loss due to the parasitic effects.
- a further object is to deliver electrical power to several devices or circuit units through the passivation opening and by way of a coarse conductor deposited over the passivation layer.
- a still further object is to provide an over-passivation metal interconnection distributing signals, power, or ground outputs from at least one internal circuit or internal device to at least another internal circuit or internal device.
- Another object of the invention is to provide an over-passivation metal interconnection distributing signals, power, or ground outputs from at least one internal circuit or internal device to at least another internal circuit or internal device without connection to ESD, driver or receiver circuitry.
- Yet another object of the invention is to provide an over-passivation metal interconnection distributing signals, power, or ground outputs from at least one internal circuit or internal device to at least another internal circuit or device without connection to external (outside of the chip) circuitry.
- Another object is to propagate a signal generated in the internal circuits or internal devices to the external circuitry through over-passivation metals and fine-line metals.
- a further object of the invention is to provide an over-passivation metal interconnection distributing signals, power, or ground outputs from at least one internal circuit or internal device to at least another internal circuit or internal device wherein an over-passivation contacting structure can be connected with an off-chip circuit, and connected to external circuitry.
- a still further object is to provide an over-passivation metal interconnection distributing an external power supply to internal circuits and a contacting structure to the external power supply.
- a chip structure comprising an over-passivation metal interconnection distributing output voltage and/or current from a voltage regulator to internal circuits.
- another chip structure comprising an over-passivation metal interconnection distributing signals, power or ground outputs from at least one internal circuit to at least another internal circuit.
- another chip structure comprising an over-passivation metal interconnection distributing signals, power or ground outputs from at least one internal circuit to at least another internal circuit and an over-passivation metal contacting structure connecting an off-circuit chip to external circuitry.
- another chip structure comprising an over-passivation metal interconnection distributing an external power supply to internal circuits and a contacting structure to the external power supply.
- FIG. 1A is a schematic representation of a conventional voltage regulator or voltage converter connected to internal circuits through a fine-line metallization.
- FIG. 1B is a schematic representation of a voltage regulator or a voltage converter connected to internal circuits through an over-passivation power bus (metal line, trace, or plane) in a first preferred embodiment of the present invention.
- FIGS. 1C and 1D are schematic representation of a voltage regulator or a voltage converter connected to internal circuits through over-passivation power and ground buses (metal lines, traces, or planes) in a first preferred embodiment of the present invention.
- FIG. 2A is a top view layout of a conventional voltage regulator or voltage converter connected to internal circuits through a fine-line metallization.
- FIG. 2B is a top view layout of a voltage regulator or a voltage converter connected to internal circuits through an over-passivation power bus (metal line, trace or plane) in a first preferred embodiment of the present invention.
- FIG. 2C is a top view layout of a voltage regulator or a voltage converter connected to internal circuits through over-passivation power and ground buses (metal lines, traces or planes) in a first preferred embodiment of the present invention.
- FIG. 3A is a cross-sectional representation of a conventional voltage regulator or voltage converter connected to internal circuits through a fine-line metallization.
- FIG. 3B is a cross-sectional representation of a voltage regulator or a voltage converter connected to internal circuits through an over-passivation power bus (metal line, trace or bus) in a first preferred embodiment of the present invention.
- FIG. 3C is a cross-sectional representation of a voltage regulator or a voltage converter connected to internal circuits through over-passivation power and ground buses (metal lines, traces or planes in two patterned circuit metal layers) in a first preferred embodiment of the present invention.
- FIG. 3D is a cross-sectional representation of a voltage regulator or a voltage converter connected to internal circuits through an over-passivation power bus (metal line, trace or bus) in a first preferred embodiment of the present invention. This figure is similar to FIG. 3B except that an additional polymer layer is provided between the bottom-most over-passivation metal layer and the passivation layer.
- FIG. 4 is a schematic representation of an example of a CMOS voltage converter circuit in a preferred embodiment of the present invention.
- FIG. 5A is a schematic representation of multiple internal circuits connected through a fine-line metallization structure under a passivation layer.
- FIG. 5B is a schematic representation of multiple internal circuits connected through a thick and wide metal layer over a passivation layer to transmit a signal according to a second embodiment of the invention.
- FIG. 5C shows a circuit diagram of an inverter, which can be applied to the internal circuit 21 shown in FIG. 5B .
- FIG. 5D shows a circuit diagram of an internal driver, which can be applied to the internal circuit 21 shown in FIG. 5B .
- FIG. 5E shows a circuit diagram of a tri-state buffer, which can be applied to the internal circuit 21 shown in FIG. 5B .
- FIG. 5F shows a circuit diagram of a tri-state buffer, which can be applied to the internal circuit 21 shown in FIG. 5B , connected to a sense amplifier connected to a memory cell.
- FIG. 5G shows a circuit diagram of a gate switch, which can be applied to the internal circuit 21 shown in FIG. 5B , connected to a sense amplifier connected to a memory cell.
- FIG. 5H shows a circuit diagram of a latch circuit, which can be applied to the internal circuit 21 shown in FIG. 5B , connected to a sense amplifier connected to a memory cell.
- FIG. 5I shows a circuit diagram of a gate switch and internal driver, which can be applied to the internal circuit 21 shown in FIG. 5B , connected to a sense amplifier connected to a memory cell.
- FIG. 5J shows a circuit diagram of a latch circuit and internal driver, which can be applied to the internal circuit 21 shown in FIG. 5B , connected to a sense amplifier connected to a memory cell.
- FIG. 5K is a schematic representation of multiple internal circuits connected through a thick and wide metal layer over a passivation layer to transmit a signal according to a second embodiment of the invention.
- FIG. 5L shows a circuit diagram of an internal receiver, which can be applied to the internal circuit 21 shown in FIG. 5K .
- FIG. 5M shows a circuit diagram of a tri-state buffer, which can be applied to the internal circuit 21 shown in FIG. 5K .
- FIG. 5N shows a circuit diagram of a tri-state buffer, which can be applied to the internal circuit 21 shown in FIG. 5K , connected to a sense amplifier connected to a memory cell.
- FIG. 5O shows a circuit diagram of a gate switch, which can be applied to the internal circuit 21 shown in FIG. 5K , connected to a sense amplifier connected to a memory cell.
- FIG. 5P shows a circuit diagram of a latch circuit, which can be applied to the internal circuit 21 shown in FIG. 5K , connected to a sense amplifier connected to a memory cell.
- FIG. 5Q shows a circuit diagram of a gate switch and internal receiver, which can be applied to the internal circuit 21 shown in FIG. 5K , connected to a sense amplifier connected to a memory cell.
- FIG. 5R shows a circuit diagram of a latch circuit and internal receiver, which can be applied to the internal circuit 21 shown in FIG. 5K , connected to a sense amplifier connected to a memory cell.
- FIG. 5S is a schematic representation of multiple internal circuits connected through a thick and wide metal layer over a passivation layer to transmit an analog signal according to a second embodiment of the invention.
- FIG. 5T shows a circuit diagram of a differential amplifier, which can be applied to the internal circuit 21 shown in FIG. 5S .
- FIGS. 5U-5Z show a schematic representation of a memory chip with an address bus and a data bus over a passivation layer.
- FIG. 6A is a top view layout of a conventional distribution of signals from an internal circuit to other internal circuits.
- FIG. 6B is a top view layout of signal distribution, wherein an internal circuit sends signals to other internal circuits through an over-passivation interconnection scheme, requiring no solder bump and no off-chip circuits, in a second preferred embodiment of the present invention.
- FIG. 7A is a cross-sectional representation of a conventional distribution of signals from an internal circuit to other internal circuits.
- FIG. 7B is a cross-sectional representation of signal distribution, wherein an internal circuit sends signals to other internal circuits through an over-passivation interconnection scheme, requiring no solder bump and no off-chip circuits, in a second preferred embodiment of the present invention.
- FIG. 7C is a cross-sectional representation of signal distribution, wherein an internal circuit sends signals to other internal circuits through an over-passivation scheme, requiring no solder bump and no off-chip circuits, in a second preferred embodiment of the present invention.
- Two over-passivation scheme comprises two metal layers.
- FIG. 7D is a cross-sectional representation of signal distribution, wherein an internal circuit sends signals to other internal circuits through an over-passivation interconnection scheme. This figure is similar to FIG. 7B except that an additional polymer layer is provided between the passivation layer and the bottom-most over-passivation metal layer.
- FIG. 8A is a schematic representation of a conventional distribution of signals from internal circuits to the external circuits through off-chip circuits using fine-line scheme.
- FIGS. 8B , 8 D, 8 E and 8 F are schematic representations of a signal generated in the internal circuits propagated to an external circuitry through over-passivation metals and fine-line metals in a third preferred embodiment of the present invention, and through off-chip circuits.
- FIG. 8C is a schematic representation of a signal transmitted from an external circuit to an internal circuit through over-passivation metals and fine-line metals in a third preferred embodiment of the present invention, and through off-chip circuits.
- FIG. 9A is a top view layout of a conventional distribution of signals from internal circuits to the external circuits through off-chip circuits using a fine-line scheme.
- FIG. 9B is a top view layout of multiple internal circuits connected to an off-chip circuit through a thick and wide metal trace, bus or plane over a passivation layer.
- FIG. 9C is a top view layout of multiple internal circuits connected to an off-chip circuit through a thick and wide metal trace, bus or plane over a passivation layer, wherein the off-chip circuit includes two-stage cascade off-chip driver 421 .
- FIG. 9D is a top view layout of multiple internal circuits connected to an off-chip circuit through a thick and wide metal trace, bus or plane over a passivation layer, wherein the off-chip circuit includes four-stage cascade off-chip driver 42 .
- FIG. 10A is a cross-sectional representation of a conventional distribution of signals from internal circuits to the external circuits through off-chip circuits using fine-line scheme.
- FIGS. 10B-10E and 10 G- 10 I are cross-sectional representations of multiple internal circuits connected to an off-chip circuit through a thick and wide metal trace, bus or plane over a passivation layer according to a third preferred embodiment of the present invention.
- FIG. 10F is a cross-sectional representation of multiple internal circuits connected to an off-chip circuit through a metal trace, bus or plane under a passivation layer, with a wire wirebonded to a relocated pad on a passivation layer, according to a third preferred embodiment of the present invention.
- FIG. 11A is a schematic representation of an example of an off-chip driver circuit, which can be applied to the I/O circuit 42 shown in FIG. 8B , in the third preferred embodiment of the present invention.
- FIG. 11B is a schematic representation of an example of an off-chip receiver circuit, which can be applied to the I/O circuit 42 shown in FIG. 8C , in the third preferred embodiment of the present invention.
- FIG. 11C is a schematic representation of an example of an off-chip tri-state buffer, which can be applied to the I/O circuit 42 shown in FIG. 8B , in the third preferred embodiment of the present invention.
- FIG. 11D is a schematic representation of an example of an off-chip driver circuit, which can be applied to the I/O circuit 42 shown in FIG. 8E , in the third preferred embodiment of the present invention.
- FIG. 11E is a schematic representation of an example of an off-chip tri-state buffer, which can be applied to the I/O circuit 42 shown in FIG. 8C , in the third preferred embodiment of the present invention.
- FIG. 11F is a schematic representation of an example of an ESD connection, which can be applied to the ESD circuit 43 shown in FIGS. 8B , 8 C, 8 E and 8 F, in the third preferred embodiment of the present invention.
- FIG. 11G is a schematic representation of an example of a four-stage cascade off-chip driver circuit, which can be applied to the I/O circuit 42 shown in FIG. 8F , in the third preferred embodiment of the present invention.
- FIG. 11H is a schematic representation of an example of two ESD connections, which can be applied to the ESD protection circuit 43 shown in FIG. 8D , in the third preferred embodiment of the present invention.
- FIG. 12A is a schematic representation of a conventional distribution of external power supply to internal circuits.
- FIG. 12B is a schematic representation of distribution of external power supply to internal circuits through over-passivation metals in a fourth preferred embodiment of the present invention.
- An ESD protection circuit is connected to the over-passivation metals.
- FIG. 12C is a schematic representation of distribution of external power supply and external ground to internal circuits through over-passivation metals in a fourth preferred embodiment of the present invention. Both power and ground nodes of internal circuits are connected to the over-passivation metals. An ESD protection circuit is connected to the over-passivation metals.
- FIG. 12D is a schematic representation of distribution of external power supply and external ground to internal circuits through over-passivation metals in a fourth preferred embodiment of the present invention. More than one ESD protection circuits are connected to the over-passivation metals.
- FIG. 12E is a schematic representation of an example of an ESD protection circuit, which can be applied to the ESD circuit 44 or 45 shown in FIGS. 12B-12D , in the fourth preferred embodiment of the present invention.
- FIG. 13A is a top view layout of a conventional distribution of external power supply to internal circuits.
- FIG. 13B is a top view layout of distribution of external power supply to internal circuits through over-passivation metals in a fourth preferred embodiment of the present invention.
- An ESD protection circuit is connected to the over-passivation metals.
- FIG. 13C is a top view layout of distribution of external power supply and external ground to internal circuits through over-passivation metals in a fourth preferred embodiment of the present invention. Both power and ground nodes of internal circuits are connected to the over-passivation metals. An ESD protection circuit is connected to the over-passivation power and ground traces, buses or planes.
- FIG. 14A is a cross-sectional representation of a conventional distribution of external power supply to internal circuits.
- FIG. 14B is a cross-sectional representation of distribution of external power supply to internal circuits through over-passivation metals in a fourth preferred embodiment of the present invention.
- An ESD protection circuit is connected to the over-passivation metals.
- FIG. 14C is a cross-sectional representation of distribution of external power supply and external ground to internal circuits through over-passivation metals in a fourth preferred embodiment of the present invention.
- Both power and ground nodes of internal circuits are connected to the over-passivation metals.
- the power lines, traces or planes are in the second over-passivation metal layer, while the ground lines, traces or planes are in the first over-passivation metal layer under the second over-passivation metal layer.
- An ESD protection circuit is connected to the over-passivation metals.
- FIG. 14D is a cross-sectional representation of distribution of external power supply to internal circuits through over-passivation metals in a fourth preferred embodiment of the present invention.
- An ESD protection circuit is connected to the over-passivation metals.
- This figure is similar to FIG. 14B except that an additional polymer layer is formed between the bottom-most over-passivation metal layer and the passivation layer.
- FIG. 15A and FIG. 15B are starting materials for all embodiments of present invention.
- the starting materials are conventional IC chips of silicon wafers (before dicing apart) fabricated by the conventional IC process technologies.
- An over-passivation scheme of present invention is to be built over the conventional IC chip.
- FIG. 15B differs from FIG. 15A in having an optional metal cap over a metal pad exposed by an opening in the passivation layer.
- FIG. 15C to FIG. 15L show process steps of forming an over-passivation scheme with two metal layers. Each metal layer is formed by the embossing process.
- FIG. 16A to FIG. 16L show process steps of forming an over-passivation scheme with two metal layers.
- the first over-passivation metal layer is formed by a double-embossing process, while the second over-passivation metal layer is formed by a single-embossing (an embossing) process.
- FIG. 17A to FIG. 17J show process steps of forming an over-passivation scheme with three metal layers.
- the first and second over-passivation metal layers are formed by a double-embossing process, while the third (top-most) over-passivation metal layer is formed by a single-embossing (an embossing) process.
- FIG. 18A to FIG. 18I show process steps of forming an over-passivation scheme with three metal layers.
- the first and third over-passivation metal layers are formed by a single-embossing (an embossing) process, while the second over-passivation metal layer is formed by a double-embossing process.
- FIG. 19A to FIG. 19I show process steps of forming an over-passivation scheme with two metal layers.
- the first over-passivation metal layer is formed by a double-embossing process, while the second (top-most) over-passivation metal layer is formed by a single-embossing (an embossing) process.
- FIG. 20 illustrates models for calculating capacitance per unit length for metal lines or traces in the over-passivation scheme and the fine-line scheme.
- FIGS. 21 and 22 show top views of a MOS transistor that can be a PMOS transistor or an NMOS transistor.
- FIGS. 1B , 1 C, 2 B, 2 C, 3 B, 3 C, and 3 D illustrate the first preferred embodiment of the present invention.
- FIGS. 1B and 1C show a simplified circuitry diagram where metal traces 81 and/or 82 over a passivation layer 5 connect a voltage regulator or voltage converter 41 and internal circuits 21 , 22 , 23 and 24 to distribute a power voltage or a ground reference voltage, wherein the passivation layer 5 is presented by a dotted line, coarse traces mean the traces formed over the passivation layer 5 , and fine traces mean the traces formed under the passivation layer 5 .
- FIGS. 2B and 2C show top views of semiconductor chips realizing the circuitry shown in FIGS. 1B and 1C , respectively, wherein coarse traces mean the traces formed over the passivation layer 5 , and fine traces mean the traces formed under the passivation layer 5 .
- FIGS. 3B and 3C show cross-sectional views of semiconductor chips realizing the circuitry shown in FIGS. 1B and 1C , respectively.
- FIGS. 2B and 2C show top views of the semiconductor chips shown in FIGS. 3B and 3C , respectively.
- an on-chip voltage regulator or voltage converter 41 sends electrical power to several internal devices 21 , 22 , 23 and 24 (or circuits), wherein the voltage regulator or voltage converter and the internal devices are formed in and on a silicon substrate 1 within a same IC chip.
- the voltage regulator or voltage converter 41 Through openings 511 , 512 and 514 in a passivation layer 5 , and by way of a coarse metal conductor 81 deposited over the passivation layer, electrical power output from the voltage regulator or voltage converter 41 is delivered to several devices or circuit units 21 , 22 , 23 and 24 with little loss or parasitic effects.
- the advantage of this design is that, affiliated with the regulated power source and with the coarse metal conductor, the voltage to the next level at the load of internal circuits can be controlled at a voltage level with high precision.
- the reference number of 41 is a voltage regulator
- the output voltage Vcc of the voltage regulator 41 is within +10% and ⁇ 10% of the desired voltage level, and preferred within +5% and ⁇ 5% of the desired voltage level, insensitive to voltage surge or large fluctuation at the input node connected with an external power supply Vdd input from the power metal trace 81 P.
- the voltage regulator 41 may have an output node at a voltage level of Vcc output from the voltage regulator 41 and an input node at a voltage level of Vdd supplied from an external circuit, wherein a ratio of a difference of the voltage level of Vdd minus the voltage level of Vcc to the voltage level of Vdd is less than 10%.
- the voltage regulator 41 may have an output of between 1 volt and 10 volts, and preferred between 1 volt and 5 volts.
- a voltage converter may be installed in the chip.
- the reference number of 41 may indicate the voltage converter.
- the on-chip voltage converter 41 in addition to the voltage regulating circuit, is desirable in this case to convert the voltage level Vdd of the external power supply to the voltage level Vcc required in the chip.
- the converter may output a voltage level Vcc higher than the voltage Vdd at the input node.
- the converter may output a voltage level Vcc lower than the voltage Vdd at the input node.
- the voltage converter may have an output of between 1 volt and 10 volts, and preferred between 1 volt and 5 volts.
- the voltage level of Vcc ranges from 0.6 volts to 3 volts.
- the voltage level of Vdd ranges from 2 volts to 3 volts.
- the voltage level of Vcc is 2.5 volts.
- the voltage level of Vcc is 1.8 volts
- the voltage level of Vdd is 3.3 volts.
- the voltage level of Vcc is 1.8 volts
- the voltage level of Vdd is 2.5 volts.
- the voltage level of Vcc is 3.3 volts
- the voltage level of Vdd is 5 volts.
- FIGS. 1A , 2 A, and 3 A show a circuitry diagram, a top view and a cross-sectional view, respectively, according to the prior art of how a voltage regulator and/or a voltage converter 41 is connected to internal circuits 20 , comprising 21 , 22 , 23 and 24 .
- the voltage regulator and/or a voltage converter 41 receives an external power voltage Vdd, outputs a power voltage Vcc, and delivers the power Vcc to internal circuits 20 , comprising 21 , 22 , 23 and 24 , using IC fine-line metal traces 6191 and 61 under a passivation layer 5 , the IC fine-line metal traces 61 comprising segments of 618 , 6111 , 6121 a , 6121 b , 6121 c and 6141 .
- the fine-lien metal traces 6191 and 61 located under the passivation layer 5 and fabricated using the conventional IC process and materials.
- the IC fine-line metal lines or traces 6191 and 61 have high resistance and capacitance per unit length, causing IR voltage drop, noises, signal distortion, propagation time delay, and high power consumption and heat generation.
- FIG. 1B shows the circuit schematics of the present invention.
- the voltage regulator and/or the voltage converter 41 receives a voltage Vdd from an external power supply, and outputs a voltage Vcc for the internal circuits 20 , comprising 21 , 22 23 , and 24 .
- the output voltage Vcc at node P is distributed to the power nodes Tp, Up, Vp and Wp of the internal circuits 21 , 22 , 23 and 24 , respectively, first up through a passivation opening 519 ′ in the passivation layer 5 , then through a thick metal trace 81 over the passivation layer 5 , then down through the passivation openings 511 , 512 , and 514 in the passivation layer 5 , and then through the fine-line metal traces 61 ′ to the internal circuits 20 : particularly through the segment 611 of the fine-line metal traces 61 ′ to the internal circuit 611 ; particularly through the segments 612 a and 612 b of the fine-line metal traces 61 ′ to the internal circuit 22 ; particularly through the segments 612 a and 612 c of the fine-line metal traces 61 ′ to the internal circuit 23 ; and through the segment 614 of the fine-line metal traces 61 ′ to the internal circuit 24 .
- the internal circuits 20 each comprise at least a PMOS transistor having a source connected to the fine-line metal traces 61 ′, for example.
- Each of the internal circuits 20 may include a NMOS transistor having a ratio of a physical channel width thereof to a physical channel length ranging from 0.1 and 20, ranging from 0.1 and 10 or preferably ranging from 0.2 and 2.
- each of the internal circuits 20 may include a PMOS transistor having a ratio of a physical channel width thereof to a physical channel length ranging from 0.2 and 40, ranging from 0.2 and 40 or preferably ranging from 0.4 and 4.
- the invented chip structure in FIG. 1B uses a coarse metal conductor 81 as a carrier of the power/ground lines, traces, or planes. In this case, the voltage drop and noise is much reduced since the coarse metal conductor 81 has lower resistance and capacitance than the fine-line metal traces 618 shown in FIG. 1A of the prior art.
- the internal circuits, or internal circuit units 20 shown in all of the embodiments, comprise two NOR gates 22 and 24 , one NAND gate 23 , and one internal circuit 21 , for example.
- the internal circuits 20 , 21 , 22 , 23 , and 24 can be any type of IC circuits, such as NOR gate, NAND gate, AND gate, OR gate, operational amplifier, adder, multiplexer, diplexer, multiplier, A/D converter, D/A converter, CMOS transistor, bipolar CMOS transistor or bipolar circuit.
- Each of the internal circuit NOR gates 22 and 24 and NAND gate 23 has three input nodes Ui, Wi or Vi one output node Uo, Wo or Vo, one Vcc node Up, Wp or Vp, and one Vss node Us, Ws or Vs.
- the internal circuit 21 has one input node Xi, one output node Xo, one Vcc node Tp and one Vss node Ts.
- Each of the internal circuits or internal circuit units 20 comprising 21 , 22 , 23 , and 24 , usually has signal nodes, power nodes, and ground nodes.
- FIGS. 2B and 3B provide the top view and cross-sectional view, respectively, of the circuitry diagram shown in FIG. 1B .
- the fine-line metal structures 611 , 612 , 614 , 619 and 619 ′ can be composed of stacked fine-line metal pads 60 and via plugs 60 ′ filled in the vias 30 ′.
- the upper vias 30 ′ are substantially aligned with the lower ones; the upper fine-line metal pads 60 are substantially aligned with the lower ones; the upper via plugs 60 are substantially aligned with the lower ones.
- the fine-line metal traces or plane 612 comprises multiple portions 612 a , 612 b and 612 c , and is used for the local power distribution.
- the thick metal traces or plane 81 over the passivation layer 5 is used for global power distribution and connects the fine-line metal traces or plane 619 ′, 611 , 612 and 614 .
- the thick metal trace or plane 81 over the passivation layer 5 shown in FIGS. 1B and 2B , may be composed of only one patterned circuit layer 811 , as shown in FIG. 3B , or multiple patterned circuit layers, not shown.
- the patterned circuit layer 811 such as a power plane, bus, trace or line, to distribute a power voltage Vcc is realized from the concept of the coarse trace 81 shown in FIGS. 1B and 2B .
- a polymer layer such as polyimide (PI), benzocyclobutene (BCB), parylene, epoxy-based material, photoepoxy SU-8, elastomer or silicone, may be between the neighboring patterned circuit layers, separating the patterned circuit layers.
- a polymer layer 99 such as polyimide (PI), benzocyclobutene (BCB), parylene, epoxy-based material, photoepoxy SU-8, elastomer or silicone, may be on the topmost one of the patterned circuit layers, separated by the above mentioned polymer layers, over the passivation layer, not shown, or on the only one patterned circuit layer 811 , as shown in FIGS. 3B and 3D .
- a polymer layer 95 such as polyimide (PI), benzocyclobutene (BCB), parylene, epoxy-based material, photoepoxy SU-8, elastomer or silicone, may be between the passivation layer and the bottommost one of the patterned circuit layers, separated by the above mentioned polymer layers, not shown, or between the passivation layer 5 and the only one patterned circuit layer 811 , as shown in FIG. 3D .
- the polymer layer 95 may have a thickness between 2 and 30 micrometers.
- openings 9519 , 9519 ′, 9511 , 9512 and 9514 in the polymer layer 95 are substantially aligned with the openings 519 , 519 ′, 511 , 512 and 514 in the passivation layer 5 , respectively.
- the openings 9519 , 9519 ′, 9511 , 9512 and 9514 in the polymer layer 95 expose the pads (including 6190 and 6190 ′) exposed by the openings 519 , 519 ′, 511 , 512 and 514 in the passivation layer 5 , respectively.
- openings 9519 and 9519 ′ in the polymer layer 95 have lower portions having widths or transverse dimensions smaller than those of the openings 519 and 519 ′ in the passivation layer 5 aligned with the openings 9519 and 9519 ′, respectively.
- the polymer layer 95 covers a portion of the pads 6190 and 6190 ′ exposed by the openings 519 and 519 ′ in the passivation layer 5 .
- the shape of the openings 519 and 519 ′ from a top perspective view may be round, square, rectangular or polygon.
- the openings 519 and 519 ′ may have a diameter of between 0.1 and 200 microns, between 1 and 100 microns, or, preferably, between 0.5 and 30 microns. If the openings 519 and 519 ′ are square, the openings 519 and 519 ′ may have a width of between 0.1 and 200 microns, between 1 and 100 microns, or, preferably, between 0.1 and 30 microns.
- the openings 519 and 519 ′ may have a width of between 0.1 and 200 microns, between 1 and 100 microns, or, preferably, between 0.1 and 30 microns, and a length of between 1 micron and 1 centimeter. If the openings 519 and 519 ′ are polygon having more than five sides, the openings 519 and 519 ′ have a greatest diagonal length of between 0.1 and 200 microns, between 0.5 and 100 microns, or, preferably, between 0.1 and 30 microns.
- the openings 519 and 519 ′ have a greatest transverse dimension of between 0.1 and 200 microns, between 1 and 100 microns, or, preferably, between 0.1 and 30 microns. In a case, the openings 519 and 519 ′ have a width of between 30 and 100 microns, with the lower portion of the openings 9519 and 9519 ′ in the polymer layer 95 having a width of between 20 and 100 microns.
- Some openings 9511 , 9512 and 9514 in the polymer layer 95 have lower portions having widths or transverse dimensions greater than those of the openings 511 , 512 and 514 in the passivation layer 5 aligned with the openings 9511 , 9512 and 9514 , respectively.
- the openings 9511 , 9512 and 9514 in the polymer layer 95 further expose the passivation layer 5 close to the openings 511 , 512 and 514 .
- the shape of the openings 511 , 512 and 514 from a top perspective view may be round, square, rectangular or polygon.
- the openings 511 , 512 and 514 may have a diameter of between 0.1 and 200 microns, between 1 and 100 microns, or, preferably, between 0.5 and 30 microns. If the openings 511 , 512 and 514 are square, the openings 511 , 512 and 514 may have a width of between 0.1 and 200 microns, between 1 and 100 microns, or, preferably, between 0.1 and 30 microns.
- the openings 511 , 512 and 514 may have a width of between 0.1 and 200 microns, between 1 and 100 microns, or, preferably, between 0.1 and 30 microns, and a length of between 1 micron and 1 centimeter. If the openings 511 , 512 and 514 are polygon having more than five sides, the openings 511 , 512 and 514 have a greatest diagonal length of between 0.1 and 200 microns, between 1 and 100 microns, or, preferably, between 0.1 and 30 microns.
- the openings 511 , 512 and 514 have a greatest transverse dimension of between 0.1 and 200 microns, between 1 and 100 microns, or, preferably, between 0.1 and 30 microns. In a case, the openings 511 , 512 and 514 have a width of between 5 and 30 microns, with the lower portion of the openings 9511 , 9512 and 9514 in the polymer layer 95 having a width of between 20 and 100 microns.
- One of the patterned circuit layers, such as 811 shown in FIGS. 3B and 3D , composing the thick metal trace or plane 81 over the passivation layer 5 may comprise an adhesion/barrier/seed layer 8111 , and a bulk conduction metal layer 8112 .
- the methods to form the patterned circuit layer 811 and the specification thereof may follow the methods to form the patterned circuit layer 801 , 802 or 803 and the specification thereof shown in FIGS. 15A-15L , 16 A- 16 L, 17 A- 17 J, 18 A- 181 and 19 A- 19 I.
- an external power supplies a voltage level Vdd at a metal pad 8110 connected to a metal pad 6190 of a topmost one of fine-line circuit metal layers 619 under the passivation layer 5 through an opening 519 in the passivation layer 5 , and inputs to the regulator or the voltage converter 41 .
- the regulator or the voltage converter 41 outputs a power voltage to supply the internal circuits 21 , 22 , 23 and 24 through the fine-line circuit metal layers 619 ′, thick patterned trace or plane 811 and fine-line circuit metal layers 611 , 612 and 614 .
- the fine-line circuit layers 619 , 619 ′, 611 , 612 and 614 are separated by thin-film insulating layers 30 , such as silicon oxide.
- FIG. 3B shows only one patterned circuit layer 81 for distributing a regulated or converted power voltage of Vcc
- multiple patterned circuit layers with one or more polymer layers deposited therebetween can be formed over the passivation layer 5 and used to distribute a regulated or converted power voltage of Vcc.
- Metal traces or planes in different patterned circuit layers are connected through the openings in the polymer layer therebetween.
- FIGS. 1A , 2 A and 3 A show the corresponding prior art.
- the output power at voltage level Vcc outputs from the regulator or the voltage converter 41 is distributed to supply the voltage of Vcc to the internal circuits 21 , 22 , 23 and 24 only through IC fine line interconnection 61 comprising segments 6191 ′, 618 , 6111 , 6121 and 6141 .
- Significant energy loss and speed reduction can be seen in the prior art.
- FIGS. 1B , 2 B, 3 B and 3 D the ground voltage is denoted as Vss without detailing the circuit schematics, layout and structure for distributing the ground voltage.
- FIGS. 1C , 2 C and 3 C describe the circuit schematics, top view and cross-sectional view, respectively, showing the thick metal traces or planes 81 and 82 over the passivation layer 5 for distributing both of the power supply voltage of Vcc and the ground reference voltage of Vss.
- the structure 82 of distributing the ground reference voltage of Vss is similar to the above mentioned structure 81 of distributing the power supply voltage of Vcc, except that a common ground voltage Vss is provided for the regulator or voltage converter 41 and the internal circuits 21 , 22 , 23 and 24 through the thick metal trace or plane 82 . That means the external ground node Es may be connected to the ground node Rs of the regulator or voltage converter 41 and to the internal ground node Ts, Us, Vs, Ws of the internal circuits 21 , 22 , 23 and 24 .
- the point Es connected to a ground source of an external circuitry at a voltage level Vss is connected to (1) the ground node Rs of the regulator or the converter 41 through an opening 529 in the passivation layer 5 , and (2) the ground nodes Ts, Us, Vs and Ws of the internal circuits 21 , 22 , 23 and 24 through the thick metal lines, buses or traces 82 over the passivation layer 5 , the openings, 521 , 522 and 524 in the passivation layer 5 , and fine-line metal structures 621 , 622 (comprising 622 a , 622 b and 622 c ) and 624 .
- FIG. 3C shows two patterned circuit layers 812 and 821 over the passivation layer 5 , used for distributing a power voltage Vcc and a ground reference voltage Vss, respectively.
- the bottom one 821 of the patterned circuit layers 812 and 821 such as a ground plane, bus, trace or line, to distribute a ground reference voltage Vss is realized from the concept of the coarse trace 82 shown in FIGS. 1C and 2C .
- the top one 812 of the patterned circuit layers 812 and 821 such as a power plane, bus, trace or line, to distribute a power voltage Vcc is realized from the concept of the coarse trace 81 shown in FIGS. 1C and 2C .
- a polymer layer 98 such as polyimide, benzocyclobutene (BCB), parylene, epoxy-based material, photoepoxy SU-8, elastomer or silicone, having a thickness of between 2 and 30 microns, separates the patterned circuit layers 821 and 812 .
- Another polymer layer 99 such as polyimide, benzocyclobutene (BCB), parylene, epoxy-based material, photoepoxy SU-8, elastomer or silicone, having a thickness of between 2 and 30 microns, covers the top patterned circuit layer 812 .
- another polymer layer such as benzocyclobutene (BCB), polyimide, parylene, epoxy-based material, photoepoxy SU-8, elastomer or silicone, having a thickness of between 2 and 30 microns, may be provided between the bottom-most patterned circuit layer 821 and the passivation layer 5 , described as the polymer layer 95 shown in FIG. 3D .
- BCB benzocyclobutene
- polyimide polyimide
- parylene epoxy-based material
- photoepoxy SU-8 elastomer or silicone
- the ground plane, trace or line 82 over the passivation layer 5 used to distribute a ground reference voltage of Vss, is connected to the ground nodes Ts, Us, Vs and Ws of the internal circuits 21 , 22 , 23 and 24 and the ground node Rs of the regulator or voltage converter 41 through the openings 521 , 522 , 524 and 529 in the passivation layer 5 and the fine-line metal structures 621 , 622 , 624 and 629 , respectively.
- the power plane, trace or line 81 or 812 used to distribute a power voltage of Vcc is connected to the power nodes Tp, Up, Vp and Wp (not shown) of the internal circuits 21 , 22 , 23 and 24 and to the output nodes P of the regulator or voltage converter 41 through the openings (not shown) in the polymer layer 98 and in the passivation layer 5 and through the fine-line metal structures 611 , 612 , 614 and 619 ′, respectively, as illustrated in FIG. 3B .
- FIG. 3B there is only one patterned circuit layer 811 , including a portion serving as the above-mentioned thick and wide metal trace 81 P, power bus or plane delivering a power voltage input from an external circuit, over the passivation layer 5 , and another portion serving as the above-mentioned thick and wide metal trace 81 , power bus or plane delivering a power voltage output from the voltage regulator or voltage converter 41 , over the passivation layer 5 .
- the patterned circuit layer 811 may contain an adhesion/barrier layer, a seed layer on the adhesion/barrier layer, and an electroplated metal layer 8112 on the seed layer, the adhesion/barrier layer and the seed layer composing the bottom layer 8111 .
- the adhesion/barrier layer may be formed by sputtering a titanium-containing layer, such as titanium layer or a titanium-tungsten-alloy layer, having a thickness between 1000 and 6000 angstroms, sputtering a chromium-containing layer, such as chromium layer, having a thickness between 1000 and 6000 angstroms, or sputtering a tantalum-containing layer, such as tantalum layer or tantalum-nitride layer, having a thickness between 1000 and 6000 angstroms, on a silicon-nitride layer of the passivation layer 5 and on contact pads 6490 , principally made of aluminum or copper, exposed by multiple openings 549 , 511 , 512 and 514 in the passivation layer 5 .
- the seed layer may be formed by sputtering a copper layer having a thickness between 200 and 3000 angstroms on the adhesion/barrier layer of any above-mentioned material or by sputtering a gold layer having a thickness between 200 and 3000 angstroms on the adhesion/barrier layer of any above-mentioned material.
- a photoresist layer may be formed on the seed layer, multiple openings in the photoresist layer exposing the seed layer.
- the metal layer 8112 may be formed by electroplating a copper layer having a thickness between 2 and 30 micrometers on the copper layer serving as the seed layer, exposed by the openings in the photoresist layer, by electroplating a copper layer having a thickness between 2 and 30 micrometers on the copper layer serving as the seed layer, exposed by the openings in the photoresist layer and then electroplating a nickel layer having a thickness between 0.5 and 10 micrometers on the electroplated copper layer in the openings in the photoresist layer, by electroplating a copper layer having a thickness between 2 and 30 micrometers on the copper layer serving as the seed layer, exposed by the openings in the photoresist layer, electroplating a nickel layer having a thickness between 0.5 and 10 micrometers on the electroplated copper layer in the openings in the photoresist layer and then electroplating a gold layer, platinum layer, palladium layer or ruthenium layer having a thickness between 0.05 and 2 micrometers on the electroplated nickel layer in the
- the photoresist layer may be removed. Thereafter, the seed layer not under the metal layer 8112 is removed using a wet-etching process or using a dry-etching process. Thereafter, the adhesion/barrier layer not under the metal layer 8112 is removed using a wet-etching process or using a dry-etching process.
- a polymer layer 99 can be formed by spin-on coating a negative photosensitive polyimide layer, such as ester type, on the patterned circuit layer 811 and on the nitride layer of the passivation layer 5 , exposing the spin-on coated photosensitive polyimide layer, developing the exposed polyimide layer and then curing the developed polyimide layer at the temperature between 265 and 285° C. for a time between 30 and 240 minutes in a nitrogen or oxygen-free ambient. Thereby, an opening 9949 may be formed in the polymer layer 99 , exposing a contact pad 8110 of the patterned circuit layer 811 .
- a negative photosensitive polyimide layer such as ester type
- an adhesion/barrier layer may be formed by sputtering a titanium-containing layer, such as titanium layer or a titanium-tungsten-alloy layer, having a thickness between 1000 and 6000 angstroms, sputtering a chromium-containing layer, such as chromium layer, having a thickness between 1000 and 6000 angstroms, or sputtering a tantalum-containing layer, such as tantalum layer or tantalum-nitride layer, having a thickness between 1000 and 6000 angstroms, on the polymer layer 99 and on the contact pad 8110 exposed by the opening 9919 .
- the seed layer may be formed by sputtering a copper layer having a thickness between 200 and 3000 angstroms on the adhesion/barrier layer of any above-mentioned material.
- a photoresist layer may be formed on the seed layer, multiple openings in the photoresist layer exposing the seed layer.
- the metal bump may be formed by electroplating a copper layer having a thickness between 0.5 and 10 micrometers on the copper layer serving as the seed layer, exposed by the openings in the photoresist layer, electroplating a nickel layer having a thickness between 0.5 and 10 micrometers on the electroplated copper layer in the openings in the photoresist layer, and then electroplating a tin-containing layer, such as a tin-lead alloy, a tin-silver alloy or a tin-silver-copper alloy, having a thickness between 60 and 200 micrometers on the electroplated nickel layer in the openings in the photoresist layer. Thereafter, the photoresist layer may be removed.
- the seed layer not under the metal bump is removed using a wet-etching process or using a dry-etching process.
- the adhesion/barrier layer not under the metal bump is removed using a wet-etching process or using a dry-etching process.
- the metal bump can be reflowed to be shaped like a ball for a flip-chip assembly.
- the metal bump can be connected to a printed circuit board, ceramic substrate or another semiconductor chip.
- an adhesion/barrier layer may be formed by sputtering a titanium-containing layer, such as titanium layer or a titanium-tungsten-alloy layer, having a thickness between 1000 and 6000 angstroms, or sputtering a tantalum-containing layer, such as tantalum layer or tantalum-nitride layer, having a thickness between 1000 and 6000 angstroms, on the polymer layer 99 and on the contact pad 8110 exposed by the opening 9919 .
- a titanium-containing layer such as titanium layer or a titanium-tungsten-alloy layer
- tantalum-containing layer such as tantalum layer or tantalum-nitride layer
- the seed layer may be formed by sputtering a gold layer having a thickness between 200 and 3000 angstroms on the adhesion/barrier layer of any above-mentioned material.
- a photoresist layer may be formed on the seed layer, multiple openings in the photoresist layer exposing the seed layer.
- the metal bump may be formed by electroplating a gold layer having a thickness between 6 and 25 micrometers on the gold layer serving as the seed layer, exposed by the openings in the photoresist layer.
- the photoresist layer may be removed.
- the seed layer not under the metal bump is removed using a wet-etching process or using a dry-etching process.
- the metal bump can be connected to a flexible substrate by a tape-automated bonding (TAB) process, or a glass substrate via anisotropic conductive film or paste (ACF or ACP).
- TAB tape-automated bonding
- ACF anisotropic conductive film or paste
- a nickel layer having a thickness between 0.05 and 2 micrometers can be electroless plated on the contact pad 8110 exposed by the opening 9919 , and a gold layer, platinum layer, palladium layer or ruthenium layer having a thickness between 0.05 and 2 micrometers can be electroless plated on the electroless plated nickel layer in the opening 9919 in the polymer layer 99 . Thereafter, a gold wire can be bonded onto the electroless plated gold layer in the opening 9919 in the polymer layer 99 using a wirebonding process.
- a gold wire can be bonded onto a gold layer, platinum layer, palladium layer or ruthenium layer of the patterned circuit layer 811 , exposed by the openings 9919 in the polymer layer 99 using a wirebonding process.
- a polymer layer 95 can be optionally formed by spin-on coating a negative photosensitive polyimide layer, such as ester type, on the nitride layer of the passivation layer 5 and on the contact pads 6490 , exposing the spin-on coated photosensitive polyimide layer, developing the exposed polyimide layer and then curing the developed polyimide layer at the temperature between 265 and 285° C. for a time between 30 and 240 minutes in a nitrogen or oxygen-free ambient.
- a negative photosensitive polyimide layer such as ester type
- multiple openings 9519 , 9519 ′, 9511 , 9512 and 9514 may be formed in the polymer layer 95 , exposing multiple contact pads 6190 exposed by the openings 519 , 519 ′, 511 , 512 and 514 in the passivation layer 5 .
- the patterned circuit layer 811 can be formed on the polymer layer 95 and on the contact pads 6190 exposed by the openings 519 , 519 ′, 511 , 512 and 514 .
- the adhesion/barrier layer of any above-mentioned material may be sputtered on the polymer layer 95 and on the contact pads 6190 exposed by the openings 9519 , 9511 , 9512 and 9514 in the polymer layer 95 .
- One of the patterned circuit layers 812 and 821 shown in FIG. 3C , composing the thick metal traces or planes 81 and 82 over the passivation layer 5 may comprise an adhesion/barrier/seed layer 8111 , and a bulk conduction metal layer 8112 .
- the methods to form the patterned circuit layers 812 and 821 and the specification thereof may be based on the methods to form the patterned circuit layer 801 , 802 or 803 and the specification thereof shown in FIGS. 15A-15L , 16 A- 16 L, 17 A- 17 J, 18 A- 181 and 19 A- 19 I.
- the thick and wide metal trace, bus or plane 82 used to deliver a ground voltage, may have a lower patterned circuit layer under an upper patterned circuit layer of the thick and wide metal trace, bus or plane 81 , used to deliver a power voltage Vcc output from the voltage regulator or voltage converter 41 .
- the thick and wide metal trace, bus or plane 82 used to deliver a ground voltage, may have an upper patterned circuit layer over a lower patterned circuit layer of the thick and wide metal trace, bus or plane 81 , used to deliver a power voltage Vcc output from the voltage regulator or voltage converter 41 .
- a polymer layer having a thickness between 2 and 30 micrometers may be between the upper and lower patterned circuit layers.
- Each f the lower and upper patterned circuit layers may have an electroplated copper layer having a thickness between 2 and 30 micrometers.
- patterned circuit layers 821 and 812 there may be multiple patterned circuit layers 821 and 812 , including the above-mentioned ground bus or plane 82 and the above-mentioned power bus or plane 81 , used to deliver a power voltage output from the voltage regulator or voltage converter 41 , over the ground bus or plane 82 , over the passivation layer 5 .
- the process for forming the patterned circuit layer 821 on the passivation layer 5 and on the contact pads 6290 exposed by the openings 529 , 521 , 522 and 524 can be referred to as the process for forming the patterned circuit layer 811 shown in FIG.
- the patterned circuit layer 821 may contain an adhesion/barrier layer, a seed layer on the adhesion/barrier layer, and an electroplated metal layer 8212 on the seed layer, the adhesion/barrier layer and the seed layer composing the bottom layer 8211 .
- the patterned circuit layer 812 may contain an adhesion/barrier layer, a seed layer on the adhesion/barrier layer, and an electroplated metal layer 8122 on the seed layer, the adhesion/barrier layer and the seed layer composing the bottom layer 8121 .
- a polymer layer 98 can be formed by spin-on coating a negative photosensitive polyimide layer, such as ester type, on the patterned circuit layer 821 and on the nitride layer of the passivation layer 5 , exposing the spin-on coated photosensitive polyimide layer, developing the exposed polyimide layer and then curing the developed polyimide layer at the temperature between 265 and 285° C. for a time between 30 and 240 minutes in a nitrogen or oxygen-free ambient. Thereby, an opening 9829 may be formed in the polymer layer 98 , exposing a contact pad of the patterned circuit layer 821 .
- a negative photosensitive polyimide layer such as ester type
- the adhesion/barrier layer may be formed by sputtering a titanium-containing layer, such as titanium layer or a titanium-tungsten-alloy layer, having a thickness between 1000 and 6000 angstroms, sputtering a chromium-containing layer, such as chromium layer, having a thickness between 1000 and 6000 angstroms, or sputtering a tantalum-containing layer, such as tantalum layer or tantalum-nitride layer, having a thickness between 1000 and 6000 angstroms, on the polymer layer 98 and on the contact pad of the patterned circuit layer 821 exposed by the opening 9829 in the polymer layer 98 .
- the seed layer may be formed by sputtering a copper layer having a thickness between 200 and 3000 angstroms on the adhesion/barrier layer of any above-mentioned material or by sputtering a gold layer having a thickness between 200 and 3000 angstroms on the adhesion/barrier layer of any above-mentioned material.
- a photoresist layer may be formed on the seed layer, multiple openings in the photoresist layer exposing the seed layer.
- the metal layer 8122 may be formed by electroplating a copper layer having a thickness between 2 and 30 micrometers on the copper layer serving as the seed layer, exposed by the openings in the photoresist layer, by electroplating a copper layer having a thickness between 2 and 30 micrometers on the copper layer serving as the seed layer, exposed by the openings in the photoresist layer and then electroplating a nickel layer having a thickness between 0.5 and 10 micrometers on the electroplated copper layer in the openings in the photoresist layer, by electroplating a copper layer having a thickness between 2 and 30 micrometers on the copper layer serving as the seed layer, exposed by the openings in the photoresist layer, electroplating a nickel layer having a thickness between 0.5 and 10 micrometers on the electroplated copper layer in the openings in the photoresist layer and then electroplating a gold layer, platinum layer, palladium layer or ruthenium layer having a thickness between 0.05 and 2 micrometers on the electroplated nickel layer in the opening
- the photoresist layer may be removed. Thereafter, the seed layer not under the metal layer 8122 is removed using a wet-etching process or using a dry-etching process. Thereafter, the adhesion/barrier layer not under the metal layer 8122 is removed using a wet-etching process or using a dry-etching process.
- a polymer layer 99 can be formed by spin-on coating a negative photosensitive polyimide layer, such as ester type, on the patterned circuit layer 812 and on the polymer layer 98 , exposing the spin-on coated photosensitive polyimide layer, developing the exposed polyimide layer and then curing the developed polyimide layer at the temperature between 265 and 285° C. for a time between 30 and 240 minutes in a nitrogen or oxygen-free ambient. Thereby, an opening 9929 may be formed in the polymer layer 99 , exposing a contact pad 8120 of the patterned circuit layer 812 .
- a negative photosensitive polyimide layer such as ester type
- an adhesion/barrier layer may be formed by sputtering a titanium-containing layer, such as titanium layer or a titanium-tungsten-alloy layer, having a thickness between 1000 and 6000 angstroms, sputtering a chromium-containing layer, such as chromium layer, having a thickness between 1000 and 6000 angstroms, or sputtering a tantalum-containing layer, such as tantalum layer or tantalum-nitride layer, having a thickness between 1000 and 6000 angstroms, on the polymer layer 99 and on the contact pad 8120 exposed by the opening 9929 .
- the seed layer may be formed by sputtering a copper layer having a thickness between 200 and 3000 angstroms on the adhesion/barrier layer of any above-mentioned material.
- a photoresist layer may be formed on the seed layer, multiple openings in the photoresist layer exposing the seed layer.
- the metal bump may be formed by electroplating a copper layer having a thickness between 0.5 and 10 micrometers on the copper layer serving as the seed layer, exposed by the openings in the photoresist layer, electroplating a nickel layer having a thickness between 0.5 and 10 micrometers on the electroplated copper layer in the openings in the photoresist layer, and then electroplating a tin-containing layer, such as a tin-lead alloy, a tin-silver alloy or a tin-silver-copper alloy, having a thickness between 60 and 200 micrometers on the electroplated nickel layer in the openings in the photoresist layer. Thereafter, the photoresist layer may be removed.
- the seed layer not under the metal bump is removed using a wet-etching process or using a dry-etching process.
- the adhesion/barrier layer not under the metal bump is removed using a wet-etching process or using a dry-etching process.
- the metal bump can be reflowed to be shaped like a ball.
- the metal bump can be connected to a printed circuit board, ceramic substrate or another semiconductor chip.
- an adhesion/barrier layer may be formed by sputtering a titanium-containing layer, such as titanium layer or a titanium-tungsten-alloy layer, having a thickness between 1000 and 6000 angstroms, or sputtering a tantalum-containing layer, such as tantalum layer or tantalum-nitride layer, having a thickness between 1000 and 6000 angstroms, on the polymer layer 99 and on the contact pad 8120 exposed by the opening 9929 .
- a titanium-containing layer such as titanium layer or a titanium-tungsten-alloy layer
- tantalum-containing layer such as tantalum layer or tantalum-nitride layer
- the seed layer may be formed by sputtering a gold layer having a thickness between 200 and 3000 angstroms on the adhesion/barrier layer of any above-mentioned material.
- a photoresist layer may be formed on the seed layer, multiple openings in the photoresist layer exposing the seed layer.
- the metal bump may be formed by electroplating a gold layer having a thickness between 6 and 25 micrometers on the gold layer serving as the seed layer, exposed by the openings in the photoresist layer.
- the photoresist layer may be removed.
- the seed layer not under the metal bump is removed using a wet-etching process or using a dry-etching process.
- the metal bump can be connected to a flexible substrate by a tape-automated bonding (TAB) process, or a glass substrate via anisotropic conductive film or paste (ACF or ACP).
- TAB tape-automated bonding
- ACF anisotropic conductive film or paste
- a nickel layer having a thickness between 0.05 and 2 micrometers can be electroless plated on the contact pad 8120 exposed by the opening 9929 in layer polymer layer 99 , and a gold layer, platinum layer, palladium layer or ruthenium layer having a thickness between 0.05 and 2 micrometers can be electroless plated on the electroless plated nickel layer in the opening 9929 in the polymer layer 99 . Thereafter, a gold wire can be bonded onto the electroless plated gold layer in the opening 9929 in the polymer layer 99 using a wirebonding process.
- a gold wire can be bonded onto a gold layer, platinum layer, palladium layer or ruthenium layer of the patterned circuit layer 812 , exposed by the openings 9929 in the polymer layer 99 using a wirebonding process.
- a polymer layer can be optionally formed by spin-on coating a negative photosensitive polyimide layer, such as ester type, on the nitride layer of the passivation layer 5 and on the contact pads 6290 , exposing the spin-on coated photosensitive polyimide layer, developing the exposed polyimide layer and then curing the developed polyimide layer at the temperature between 265 and 285° C. for a time between 30 and 240 minutes in a nitrogen or oxygen-free ambient.
- multiple openings may be formed in the polymer layer, exposing multiple contact pads 6290 exposed by the openings 529 , 521 , 522 and 524 in the passivation layer 5 .
- the patterned circuit layer 821 can be formed on the polymer layer and on the contact pads 6290 exposed by the openings 529 , 521 , 522 and 524 .
- the adhesion/barrier layer of any above-mentioned material may be sputtered on the polymer layer and on the contact pads 6290 exposed by the openings in the polymer layer.
- some metal lines, traces or planes used to transmit a digital signal or analog signal can be provided on the polymer layer 98 and at the same level as the power traces, buses or planes 812 .
- some metal lines, traces or planes used to transmit a digital signal or analog signal can be provided on the passivation layer 5 and at the same level as the ground traces, buses or planes 82 .
- Polymer layers such as polyimide, benzocyclobutene (BCB), parylene, epoxy-based material, photoepoxy SU-8, elastomer or silicone, (not shown) over and under the signal planes, buses, traces or lines are provided to separate the signal planes, buses, traces or lines from the power traces, buses or planes 812 and to separate the signal planes, buses, traces or lines from the ground traces, buses or planes 821 , respectively; (2) in the second application of the high current or the high precision circuit, another patterned circuit layer, such as ground planes, buses, traces or lines, (not shown) used to distribute a ground reference voltage may be added over the power traces, buses or planes 812 .
- another patterned circuit layer such as ground planes, buses, traces or lines, (not shown) used to distribute a ground reference voltage may be added over the power traces, buses or planes 812 .
- the power traces, buses or planes 812 are sandwiched by the ground traces, buses or planes 821 under the power traces, buses or planes 812 and the newly-added ground traces, buses or planes over the power traces, buses or planes 812 , therefore, forming a Vss/Vcc/Vss structure (the stack is from the bottom to the top) over the passivation layer 5 .
- a polymer layer such as polyimide, benzocyclobutene (BCB), parylene, epoxy-based material, photoepoxy SU-8, elastomer or silicone, having a thickness of between 2 and 30 microns, is provided between the newly-added ground planes, buses, traces or lines and the power traces, buses or planes 812 .
- a cap polymer layer such as polyimide, benzocyclobutene (BCB), parylene, epoxy-based material, photoepoxy SU-8, elastomer or silicone, having a thickness of between 2 and 30 microns, covers the newly-added ground planes, buses, traces or lines; (3) in the third application of the high current or the high precision circuit, if required, based on the second application of the Vss/Vcc/Vss structure, another patterned circuit layer, such as power planes, buses, traces or lines, (not shown) used to distribute a power voltage can be further formed over the top ground planes, buses, traces or lines (not shown) over the power traces, buses or planes 812 , creating a Vss/Vcc/Vss,/Vcc structure, (the stack is from the bottom to the top) over the passivation layer 5 .
- patterned circuit layer such as power planes, buses, traces or lines, (not shown) used to distribute a power voltage can
- a polymer layer such as polyimide, benzocyclobutene (BCB), parylene, epoxy-based material, photoepoxy SU-8, elastomer or silicone, having a thickness of between 2 and 30 microns, is provided between the newly-added power planes, buses, traces or lines and the top ground traces, buses or planes 81 .
- a cap polymer layer such as polyimide, benzocyclobutene (BCB), parylene, epoxy-based material, photoepoxy SU-8, elastomer or silicone, having a thickness of between 2 and 30 microns, covers the newly-added power planes, buses, traces or lines.
- FIG. 4 shows a circuit design for the regulator or voltage converter 41 in FIGS. 1B , 1 C, 2 B, 2 C, 3 B, 3 C and 3 D.
- This circuit design is for a voltage regulator or converter 41 usually used in the modern DRAM design as described in “Semiconductor Memories: A handbook of Design, Manufacture and Application” Second Edition, By B. Prince, published by John Wiley & Sons, 1991.
- the voltage regulator or converter 41 shown in FIG. 4 provides both voltage regulating function and voltage converting function.
- the external voltage Vdd can be converted to an output voltage Vcc varying at a desired voltage level Vcc 0 , and the ratio of the difference of between Vcc and Vcc 0 to Vcc 0 is less than 10%, and preferably less than 5%.
- Vcc voltage level required by the chip.
- some chips, such as a DRAM chip even require dual or even triple voltage levels on the same chip: for example, 3.3 V for peripheral control circuits, while 1.5 V for the memory cells in the cell array area.
- the voltage regulator or converter 41 in FIG. 4 comprises two circuit blocks: a voltage reference generator 410 and a current mirror circuit 410 ′.
- the voltage reference generator 410 generates a reference voltage V R at the node R, insensitive to the voltage fluctuation of the external power supply voltage Vdd at node 4199 .
- Vdd is also the input supply voltage of the reference voltage generator 410 .
- the voltage reference generator 410 comprises two paths of voltage divider. One path comprises three p-channel MOS transistors, 4101 , 4103 and 4105 connected in series, and the other path comprises two p-channel MOS transistors 4102 and 4104 connected in series. With the drain of the MOS transistor 4103 coupled to the gate of the MOS transistor 4104 , the output reference voltage V R is regulated.
- Vdd When Vdd is fluctuated with a rise, the voltage level at node G will rise, resulting in a weaker turn-on of the MOS transistor 4104 .
- V R drops or rises with a smaller extent.
- V R rises or drops with a smaller extent, when Vdd is fluctuated with a drop.
- the output of the voltage reference generator 410 is used as a reference voltage of the current mirror circuit 410 ′.
- the current mirror circuit 410 ′ provides a power supply with voltage at a desired constant level and with large current capability for an IC chip.
- the current mirror circuit 410 ′ also eliminates possible huge power consumption or waste by avoiding a direct high current path from Vdd to Vss in the paths of voltage dividers.
- the output voltage Vcc is regulated, and thereby the output voltage level Vcc can be designed at a desired level.
- the conductance transistor 4112 is a small p-channel MOS transistor with a gate connected to Vss, hence the transistor 4112 is always turned on.
- the conductance transistor 4111 is a large p-channel MOS, and its gate is controlled by a signal (D.
- the transistor 4111 is turned on when the internal circuits or internal circuit units are in an active cycle, resulting in a fast response of the current path provided by the p-channel MOS transistor 4109 and n-channel MOS transistor 4107 , and of the current path provided by the p-channel MOS transistor 4110 and n-channel MOS transistor 4108 .
- the turn-on of the transistor 4111 minimizes the output supply Vcc bounce caused by a large transient current demanded by the internal circuits, such as 21 , 22 , 23 and 24 , shown in FIGS. 1B , 1 C, 2 B, 2 C, 3 B, 3 C and 3 D.
- the transistor 4111 is turned off to save power consumption.
- the coarse traces over the passivation layer 5 described in the first embodiment can be alternatively used as an interconnection of IC internal circuits to transmit a signal from an internal circuit to another one or other ones.
- the coarse metal conductor over a passivation layer is used to transmit a signal or data from an output node Xo of an internal circuit 21 to input nodes Ui, Vi and Wi of other internal circuits 22 , 23 and 24 , as shown in FIG. 5B .
- bit signals or address signals When designed as a bundle of metal lines or metal traces that connects a set of similar nodes for inputting or outputting data signals, bit signals or address signals, for example, between two internal functional circuits separated in a longer distance (for example, in the distance of 1 mm or more 500 microns), such as the 8-, 16-, 32-, 64-, 128-, 256-, 512-, or 1024-bits of data (or address) connection between a processor unit and a memory unit on the same chip, the lines or traces are often referred to as buses, such as word buses or bit buses used in a memory.
- the invention provides a thick metal trace, bus or plane 83 over a passivation layer 5 , far away from underlying MOS devices, to connect multiple internal circuits 21 , 22 , 23 and 24 , as shown in FIG. 5B , and thereby allows the electrical signal to pass over MOS devices without perturbing the underlying MOS devices and without significant degradation of signal integrity.
- the thick metal trace, bus or plane 83 over the passivation layer 5 connects the nodes of the internal circuits 21 , 22 , 23 and 24 not through any off-chip input/output circuit connected with an external circuit, and is not connected up to an external circuit.
- bus or plane 83 over the passivation layer 5 may induce only very low parasitic capacitance, the signal passing through the thick metal trace, bus or plane 83 will not be dramatically degraded. It makes this invention very suitable for high-speed, low power, high current or low voltage applications. In most cases of this invention, no additional amplifier, driver/receiver or repeater is required to help sustain the integrity of the signal passing through the thick metal trace, bus or plane 83 .
- an internal driver, internal receiver, internal tri-state buffer, or repeater comprising MOS transistors with a smaller size as compared to those of the off-chip circuits connected with an external circuit, is required to transmit a signal passing through a long path, such as the thick metal trace, bus or plane 83 having a length of greater than 500 microns or greater than 1000 microns.
- FIGS. 5B , 6 B, and 7 B show the second preferred embodiment of the invention.
- FIG. 5B shows a simplified circuitry diagram where a patterned metal trace, bus or plane 83 over a passivation layer 5 connects multiple internal circuits 21 , 22 , 23 and 24 to transmit a signal from an output node Xo of an internal circuit 21 to input nodes Ui, Vi and Wi of the internal circuits 22 , 23 and 24 .
- FIG. 6B shows a top view of the semiconductor chip realizing the circuitry shown in FIG. 5B , wherein coarse traces 83 shown in FIG. 6B indicate the traces formed over the passivation layer 5 , and fine traces 632 a , 632 b and 632 c shown in FIG.
- FIG. 7B shows a cross-sectional view of the semiconductor chips realizing the circuitry shown in FIGS. 5B .
- FIG. 6B shows a top view of the semiconductor chip shown in FIG. 7B , wherein the patterned circuit layer 831 , such as a signal plane, bus, trace or line, to transmit a signal from the internal circuit 21 to the internal circuits 22 , 23 and 24 is realized from the concept of the coarse trace 83 shown in FIGS. 5B and 6B .
- the patterned circuit layer 831 such as a signal plane, bus, trace or line
- the internal circuit 21 includes an input node Xi to receive a signal and an output node Xo to output an electrical signal to the internal circuits 22 , 23 and 24 .
- the internal circuit 21 can be a logic gate, such as inverter, NOR gate, NAND gate, OR gate, AND gate, or an internal buffer (an inverter, an internal driver, or an internal tri-state buffer, shown in FIGS. 5C , 5 D, and 5 E, respectively).
- the input nodes Ui, Vi and Wi of the internal logic circuits 22 , 23 and 24 are able to receive data or signal sent from the internal circuit 21 .
- the voltage level at input nodest Ui, Vi and Wi are between Vdd and V ss with very minimal degradation and noise in that the interconnecting metal trace or bus 83 over the passivation layer 5 has low resistance and create low capacitance.
- the thick metal trace or bus 83 is not connected to off-chip circuits connected to an external circuit, such as ESD circuit, off-chip driver, off-chip receiver, or off-chip tri-state buffer circuit, resulting in speed improvement and power consumption reduction.
- FIGS. 5A , 6 A and 7 A showing the prior art to illustrate how the internal circuits 21 , 22 , 23 and 24 are connected.
- the prior art relies on the fine-line metal traces 63 , comprising segments of 6311 , 6321 , 6341 and 638 , under the passivation layer 5 to pass data output from the internal circuit 21 to the internal circuits 22 , 23 and 24 , without relying on any patterned circuit layer over the passivation layer 5 .
- the design of prior art results in signal degradation, performance reduction, high power consumption, and high heat generation because it is difficult to form a thick metal trace under the passivation layer 5 .
- FIGS. 5B and 6B reveal that the coarse metal scheme 83 is built over the passivation layer 5 of the IC chip, and is connected to the internal circuits 21 , 22 , 23 and 24 .
- FIGS. 5A , 6 A and 7 A show that, in a prior art, the internal circuit 21 is connected to a NOR gate 22 through segments 6311 , 638 , 6321 a and 6321 b of the fine-line metal structures under the passivation layer 5 , to a NAND gate 23 through segments 6311 , 638 , 6321 a and 6321 c of the fine-line metal structures under the passivation layer 5 , and to another NOR gate 24 through segments 6311 , 638 and 6341 of the fine-line metal structures under the passivation layer 5 .
- the second segment 638 of the fine-line metal structure is replaced by a coarse metal conductor 83 over the passivation layer 5 , as shown in FIGS. 5B and 6B .
- a signal output from an output node (usually the drain of a MOS transistor in the internal circuit 21 ) of the internal circuit 21 may pass through a segment 631 of the fine-line metal structure under the passivation layer 5 , then through an opening 531 in the passivation layer 5 , then through the interconnection scheme 83 over the passivation layer 5 , then through an opening 534 in the passivation layer 5 , then through a segment 634 of the fine-line metal structure under the passivation layer 5 , and then to an input node (usually the gate of an MOS transistor in the NOR gate 24 ) of the NOR gate 24 .
- a signal output from an output node (usually the drain of an MOS transistor in the internal circuit 21 ) of the internal circuit 21 may pass through a segment 631 of the fine-line metal structure under the passivation layer 5 , then through the opening 531 in the passivation layer 5 , then through the interconnection scheme 83 over the passivation layer 5 , then through an opening 532 in the passivation layer 5 , then through a segment 632 a and a segment 632 b or 632 c of the fine-line metal interconnection scheme under the passivation layer 5 , and then to the input nodes (usually the gates of MOS transistors in the NOR gate 22 and the NAND gate 23 , respectively) of a NOR gate 22 and a NAND gate 23 .
- the internal circuits 22 , 23 and 24 may be NOR gates, OR gates, NAND gate or AND gates.
- the internal circuit 21 is an OR gate
- the internal circuits 22 , 23 and 24 may be NOR gates, OR gates, NAND gate or AND gates.
- the internal circuit 21 is a NAND gate
- the internal circuits 22 , 23 and 24 may be NOR gates, OR gates, NAND gate or AND gates.
- the internal circuit 21 is a AND gate
- the internal circuits 22 , 23 and 24 may be NOR gates, OR gates, NAND gate or AND gates.
- a NMOS transistor in the internal circuit 21 having a drain as the output node Xo of the internal circuit 21 has a ratio of a physical channel width thereof to a physical channel length thereof ranging from 0.1 to 20, ranging from 0.1 to 10, or preferably ranging from 0.2 to 2
- a NMOS transistor in the internal circuit 22 , 23 or 24 having a gate as the input node Ui, Vi and Wi of the internal circuit 22 , 23 or 24 has a ratio of a physical channel width thereof to a physical channel length thereof ranging from 0.1 to 20, ranging from 0.1 to 10 or preferably ranging from 0.2 to 2.
- a NMOS transistor in the internal circuit 21 having a drain as the output node Xo of the internal circuit 21 has a ratio of a physical channel width thereof to a physical channel length thereof ranging from 0.1 to 20, ranging from 0.1 to 10, or preferably ranging from 0.2 to 2
- a PMOS transistor in the internal circuit 22 , 23 or 24 having a gate as the input node Ui, Vi and Wi of the internal circuit 22 , 23 or 24 has a ratio of a physical channel width thereof to a physical channel length thereof ranging from 0.2 to 40, ranging from 0.2 to 20, or preferably ranging from 0.4 to 4.
- a PMOS transistor in the internal circuit 21 having a drain as the output node Xo of the internal circuit 21 has a ratio of a physical channel width thereof to a physical channel length thereof ranging from 0.2 to 40, ranging from 0.2 to 20, or preferably ranging from 0.4 to 4
- a NMOS transistor in the internal circuit 22 , 23 or 24 having a gate as the input node Ui, Vi and Wi of the internal circuit 22 , 23 or 24 has a ratio of a physical channel width thereof to a physical channel length thereof ranging from 0.1 to 20, ranging from 0.1 to 10, or preferably ranging from 0.2 to 2.
- a PMOS transistor in the internal circuit 21 having a drain as the output node Xo of the internal circuit 21 has a ratio of a physical channel width thereof to a physical channel length thereof ranging from 0.2 to 40, ranging from 0.2 to 20, or preferably ranging from 0.4 to 4
- a PMOS transistor in the internal circuit 22 , 23 or 24 having a gate as the input node Ui, Vi and Wi of the internal circuit 22 , 23 or 24 has a ratio of a physical channel width thereof to a physical channel length thereof ranging from 0.2 to 40, ranging from 0.2 to 20, or preferably ranging from 0.4 to 4.
- a signal output from the output node Xo of the internal circuit 21 may pass through the thick metal plane, bus, trace or line 83 to the internal circuits 22 , 23 and 24 , with a current, passing through the thick metal plane, bus, trace or line 83 , ranging from 50 microamperes to 2 milliamperes, and preferably ranging from 100 microamperes to 1 milliampere.
- the fine line metal structures 634 , 632 and 631 shown in 7 B, 7 C and 7 D may be formed with multiple circuit layers 60 and multiple stacked plugs 60 ′, upper plugs 60 ′ being aligned with bottom plugs 60 ′.
- the stacked plugs 60 ′ may be formed with electroplated copper.
- the stacked plugs 60 ′ may be formed with chemical vapor deposited tungsten.
- There are multiple insulating layers 30 under the passivation layer 5 and each one is positioned between the neighboring two of the circuit layers 60 .
- the insulating layers 30 made of one or more inorganic materials may include a layer of silicon oxide with a thickness of between 0.01 and 2 micrometers, may include a layer of fluorine doped silicate glass (FSG) with a thickness of between 0.01 and 2 micrometers, or may include a layer with a lower dielectric constant, such as between 1.5 and 3.5, having a thickness of between 0.01 and 2 micrometers, such as black diamond film or a material containing hydrogen, carbon, oxygen and silicon.
- FSG fluorine doped silicate glass
- the thick metal trace or plane 83 over the passivation layer 5 may be composed of only one patterned circuit layer 831 , as shown in FIG. 7B , or multiple patterned circuit layers 831 and 832 , as shown in FIG. 7C .
- the patterned circuit layer 831 such as a signal plane, bus, trace or line, to transmit a signal is realized from the concept of the coarse trace 83 shown in FIGS. 5B and 6B .
- the patterned circuit layers 831 and 832 such as signal planes, buses, traces or lines, to transmit a signal is realized from the concept of the coarse trace 83 shown in FIGS. 5B and 6B .
- a polymer layer 98 such as polyimide (PI), benzocyclobutene (BCB), parylene, photoepoxy SU-8, epoxy-based material, elastomer or silicone, may be between the neighboring patterned circuit layers 831 and 832 , separating the patterned circuit layers 831 and 832 .
- the polymer layer 98 may have a thickness between 2 and 30 micrometers.
- a polymer layer 99 such as polyimide (PI), benzocyclobutene (BCB), parylene, epoxy-based material, photoepoxy SU-8, elastomer or silicone, may be on the topmost one 832 of the patterned circuit layers 831 and 832 , separated by the above mentioned polymer layers 98 , over the passivation layer 5 , as shown in FIG. 7C , or on the only one patterned circuit layer 831 , as shown in FIGS. 7B and 7D .
- the polymer layer 99 may have a thickness between 2 and 30 micrometers.
- a polymer layer 95 such as polyimide (PI), benzocyclobutene (BCB), parylene, epoxy-based material, photoepoxy SU-8, elastomer or silicone, may be between the passivation layer 5 and the bottommost one 831 of the patterned circuit layers 831 and 832 , separated by the above mentioned polymer layers 98 , for the structure shown in FIG.
- the polymer layer 95 may have a thickness between 2 and 30 micrometers. Multiple openings 9519 , 9519 ′, 9511 , 9512 and 9514 in the polymer layer 95 are substantially aligned with the openings 519 , 519 ′, 511 , 512 and 514 in the passivation layer 5 , respectively.
- the openings 9531 , 9532 and 9534 in the polymer layer 95 expose the pads exposed by the openings 531 , 532 and 534 in the passivation layer 5 , respectively.
- the openings 9531 , 9532 and 9534 in the polymer layer 95 have lower portions having widths or transverse dimensions greater than those of the openings 531 , 532 and 534 in the passivation layer 5 aligned with the openings 9531 , 9532 and 9534 , respectively.
- the openings 9531 , 9532 and 9534 in the polymer layer 95 further expose the passivation layer 5 close to the openings 531 , 532 and 534 .
- the shape of the openings 531 , 532 and 534 from a top perspective view may be round, square, rectangular or polygon.
- the openings 531 , 532 and 534 may have a diameter of between 0.1 and 200 microns, between 1 and 100 microns, or, preferably, between 0.1 and 30 microns. If the openings 531 , 532 and 534 are square, the openings 531 , 532 and 534 may have a width of between 0.1 and 200 microns, between 1 and 100 microns, or, preferably, between 0.1 and 30 microns.
- the openings 531 , 532 and 534 may have a width of between 0.1 and 200 microns, between 1 and 100 microns, or, preferably, between 0.1 and 30 microns, and a length of between 1 micron and 1 centimeter. If the openings 531 , 532 and 534 are polygon having more than five sides, the openings 531 , 532 and 534 have a greatest diagonal length of between 0.1 and 200 microns, between 1 and 100 microns, or, preferably, between 0.1 and 30 microns.
- the openings 531 , 532 and 534 have a greatest transverse dimension of between 0.1 and 200 microns, between 1 and 100 microns, or, preferably, between 0.1 and 30 microns.
- the openings 531 , 532 and 534 have a width of between 0.1 and 30 microns, with the lower portion of the openings 9531 , 9532 and 9514 in the polymer layer 95 having a width of between 20 and 100 microns.
- Each of the patterned circuit layers 831 and 832 composing the thick metal trace or plane 83 over the passivation layer 5 may comprise an adhesion/barrier/seed layer 8311 , 8311 a , 8311 b or 8321 and a bulk conduction metal layer 8112 , 8312 a , 8312 b or 8322 .
- the methods to form the patterned circuit layer 831 or 832 and the specification thereof may follow the methods to form the patterned circuit layer 801 , 802 or 803 and the specification thereof shown in FIGS. 15A-15L , 16 A- 16 L, 17 A- 17 J, 18 A- 181 and 19 A- 191 .
- the patterned circuit layer 831 may contain an adhesion/barrier layer, a seed layer on the adhesion/barrier layer, and an electroplated metal layer 8312 on the seed layer, the adhesion/barrier layer and the seed layer composing the bottom layer 8311 .
- the adhesion/barrier layer may be formed by sputtering a titanium-containing layer, such as titanium layer or a titanium-tungsten-alloy layer, having a thickness between 1000 and 6000 angstroms, sputtering a chromium-containing layer, such as chromium layer, having a thickness between 1000 and 6000 angstroms, or sputtering a tantalum-containing layer, such as tantalum layer or tantalum-nitride layer, having a thickness between 1000 and 6000 angstroms, on a silicon-nitride layer of the passivation layer 5 and on contact pads 6390 , principally made of aluminum or copper, exposed by multiple openings 531 , 532 and 534 in the passivation layer 5 .
- the seed layer may be formed by sputtering a copper layer having a thickness between 200 and 3000 angstroms on the adhesion/barrier layer of any above-mentioned material or by sputtering a gold layer having a thickness between 200 and 3000 angstroms on the adhesion/barrier layer of any above-mentioned material.
- a photoresist layer may be formed on the seed layer, multiple openings in the photoresist layer exposing the seed layer.
- the metal layer 8312 may be formed by electroplating a copper layer having a thickness between 2 and 30 micrometers on the copper layer serving as the seed layer, exposed by the openings in the photoresist layer, by electroplating a copper layer having a thickness between 2 and 30 micrometers on the copper layer serving as the seed layer, exposed by the openings in the photoresist layer and then electroplating a nickel layer having a thickness between 0.5 and 10 micrometers on the electroplated copper layer in the openings in the photoresist layer, by electroplating a copper layer having a thickness between 2 and 30 micrometers on the copper layer serving as the seed layer, exposed by the openings in the photoresist layer, electroplating a nickel layer having a thickness between 0.5 and 10 micrometers on the electroplated copper layer in the openings in the photoresist layer and then electroplating a gold layer, platinum layer, palladium layer or ruthenium layer having a thickness between 0.05 and 2 micrometers on the electroplated nickel layer in the
- the photoresist layer may be removed.
- the seed layer not under the metal layer 8312 is removed using a wet-etching process or using a dry-etching process.
- the adhesion/barrier layer not under the metal layer 8312 is removed using a wet-etching process or using a dry-etching process.
- a polymer layer 99 can be formed by spin-on coating a negative photosensitive polyimide layer, such as ester type, on the patterned circuit layer 831 and on the nitride layer of the passivation layer 5 and then curing the spin-on coated polyimide layer at the temperature between 265 and 285° C. for a time between 30 and 240 minutes in a nitrogen or oxygen-free ambient. No opening is formed in the polymer layer 99 to expose the thick and wide metal trace 83 .
- a negative photosensitive polyimide layer such as ester type
- a polymer layer 95 can be optionally formed by spin-on coating a negative photosensitive polyimide layer, such as ester type, on the nitride layer of the passivation layer 5 and on the contact pads exposed by the openings 531 , 532 and 534 in the passivation layer 5 , exposing the spin-on coated photosensitive polyimide layer, developing the exposed polyimide layer and then curing the developed polyimide layer at the temperature between 265 and 285° C. for a time between 30 and 240 minutes in a nitrogen or oxygen-free ambient.
- a negative photosensitive polyimide layer such as ester type
- multiple openings 9531 , 9532 and 9534 may be formed in the polymer layer 95 , exposing multiple contact pads exposed by the openings 531 , 532 and 533 in the passivation layer 5 .
- the patterned circuit layer 831 can be formed on the polymer layer 95 and on the contact pads exposed by the openings 531 , 532 and 533 .
- the adhesion/barrier layer of any above-mentioned material may be sputtered on the polymer layer 95 and on the contact pads exposed by the openings 9531 , 9532 and 9534 in the polymer layer 95 .
- FIG. 7C there may be multiple patterned circuit layers 831 and 832 , including a portion serving as the above-mentioned thick and wide metal trace 83 , over the passivation layer 5 .
- the process for forming the patterned circuit layer 831 shown in FIG. 7C can be referred to as the process for forming the patterned circuit layer 831 shown in FIG. 10B .
- the patterned circuit layer 832 may contain an adhesion/barrier layer, a seed layer on the adhesion/barrier layer, and an electroplated metal layer 8322 on the seed layer, the adhesion/barrier layer and the seed layer composing the bottom layer 8321 .
- a polymer layer 98 can be formed by spin-on coating a negative photosensitive polyimide layer, such as ester type, on the patterned circuit layer 831 and on the nitride layer of the passivation layer 5 , exposing the spin-on coated photosensitive polyimide layer, developing the exposed polyimide layer and then curing the developed polyimide layer at the temperature between 265 and 285° C. for a time between 30 and 240 minutes in a nitrogen or oxygen-free ambient.
- multiple openings 9831 and 9834 may be formed in the polymer layer 98 , exposing multiple contact pads of the patterned circuit layer 831 .
- the adhesion/barrier layer may be formed by sputtering a titanium-containing layer, such as titanium layer or a titanium-tungsten-alloy layer, having a thickness between 1000 and 6000 angstroms, sputtering a chromium-containing layer, such as chromium layer, having a thickness between 1000 and 6000 angstroms, or sputtering a tantalum-containing layer, such as tantalum layer or tantalum-nitride layer, having a thickness between 1000 and 6000 angstroms, on the polymer layer 98 and on the contact pads of the patterned circuit layer 831 exposed by multiple openings 9831 and 9834 in the polymer layer 98 .
- the seed layer may be formed by sputtering a copper layer having a thickness between 200 and 3000 angstroms on the adhesion/barrier layer of any above-mentioned material or by sputtering a gold layer having a thickness between 200 and 3000 angstroms on the adhesion/barrier layer of any above-mentioned material.
- a photoresist layer may be formed on the seed layer, multiple openings in the photoresist layer exposing the seed layer.
- the metal layer 8322 may be formed by electroplating a copper layer having a thickness between 2 and 30 micrometers on the copper layer serving as the seed layer, exposed by the openings in the photoresist layer, by electroplating a copper layer having a thickness between 2 and 30 micrometers on the copper layer serving as the seed layer, exposed by the openings in the photoresist layer and then electroplating a nickel layer having a thickness between 0.5 and 10 micrometers on the electroplated copper layer in the openings in the photoresist layer, by electroplating a copper layer having a thickness between 2 and 30 micrometers on the copper layer serving as the seed layer, exposed by the openings in the photoresist layer, electroplating a nickel layer having a thickness between 0.5 and 10 micrometers on the electroplated copper layer in the openings in the photoresist layer and then electroplating a gold layer, platinum layer, palladium layer or ruthenium layer having a thickness between 0.05 and 2 micrometers on the electroplated nickel layer in the
- the photoresist layer may be removed.
- the seed layer not under the metal layer 8322 is removed using a wet-etching process or using a dry-etching process.
- the adhesion/barrier layer not under the metal layer 8322 is removed using a wet-etching process or using a dry-etching process.
- a polymer layer 99 can be formed by spin-on coating a negative photosensitive polyimide layer, such as ester type, on the patterned circuit layer 832 and on the polymer layer 98 , and then curing the spin-on coated polyimide layer at the temperature between 265 and 285° C. for a time between 30 and 240 minutes in a nitrogen or oxygen-free ambient.
- a negative photosensitive polyimide layer such as ester type
- a polymer layer 95 as mentioned in FIG. 7D can be optionally formed by spin-on coating a negative photosensitive polyimide layer, such as ester type, on the nitride layer of the passivation layer 5 and on the contact pads exposed by the openings 531 , 532 and 534 in the passivation layer 5 , exposing the spin-on coated photosensitive polyimide layer, developing the exposed polyimide layer and then curing the developed polyimide layer at the temperature between 265 and 285° C. for a time between 30 and 240 minutes in a nitrogen or oxygen-free ambient.
- a negative photosensitive polyimide layer such as ester type
- multiple openings 9531 , 9532 and 9534 may be formed in the polymer layer 95 as mentioned in FIG. 7D , exposing multiple contact pads exposed by the openings 531 , 532 and 533 in the passivation layer 5 .
- the patterned circuit layer 831 can be formed on the polymer layer 95 and on the contact pads exposed by the openings 531 , 532 and 533 .
- the adhesion/barrier layer of any above-mentioned material may be sputtered on the polymer layer 95 and on the contact pads exposed by the openings 9531 , 9532 and 9534 in the polymer layer 95 .
- FIG. 7C is similar to FIG. 7B except the thick metal planes, buses or traces 83 are composed of two patterned circuit layers 831 and 832 ; the bottom one is composed of segments 831 a and 831 b .
- a polymer layer 98 separates the patterned circuit layer 831 from the patterned circuit layer 832 .
- the thick metal plane, trace or bus 831 in FIG. 7B is replaced by the thick metal plane, trace or bus 831 a , 831 b and 832 . Referring to FIG.
- a signal output from the output node (usually the drain of an MOS transistor in the internal circuit 21 ) of the internal circuit 21 passes through the fine-line metal buses or traces 631 under the passivation layer 5 , then through the opening 531 in the passivation layer 5 , then through the metal trace or bus 831 b over the passivation layer 5 , (1) in a first path, then up through an opening 9831 in the polymer layer 98 , then through the metal bus or trace 832 on the polymer layer 98 , then down through an opening 9834 in the polymer layer 98 , then through the metal trace or bus 831 a over the passivation layer 831 a , then through an opening 534 in the passivation layer 5 , then through the fine-line metal structure 634 under the passivation layer 5 , and to the input node (usually the gate of an MOS transistor in the NOR gate 24 ) of the NOR gate 24 ; (2) in a second path, then down through an opening 532 in the pass
- the thick metal trace or bus 83 , 831 or 832 over the passivation layer 5 is be connected to an off-chip I/O circuit connected to an external circuit, and thereby the thick metal trace or bus 83 , 831 or 832 has no significant voltage drop or signal degradation.
- FIGS. 5C-5E showing internal buffer circuits applied to the internal circuit 21 .
- the internal circuit 21 shown in FIGS. 5B , 6 B, 7 B, 7 C and 7 D may be an internal inverter shown in FIG. 5C .
- the size of the n-channel MOS 2101 and p-channel MOS 2102 can be designed in a size often employed in the internal circuits 22 , 23 and 24 .
- the size of an MOS transistor is defined as a ratio of a physical channel width thereof to a physical channel length thereof.
- the n-channel MOS transistor 2101 may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 0.1 to 20, ranging from 0.1 to 10, or preferably ranging from 0.2 to 2.
- the p-channel MOS transistor 2102 may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 0.2 to 40, ranging from 0.2 to 20, or preferably ranging from 0.4 to 4.
- a current passing through the thick metal trace 83 over the passivation layer 5 and outputting from the node Xo of the internal circuit 21 may be in a range of between 50 ⁇ A and 2 mA, and preferably of between 100 ⁇ A and 1 mA.
- a greater drive current is required for the output of the inverter 211 , for example, when a heavy load is demanded by the load internal circuits 22 , 23 and 24 , or when the internal circuits 22 , 23 and 24 are located far away from the internal circuit 21 , requiring interconnection metal lines or traces connecting the internal circuit 21 and the internal circuits 22 , 23 and 24 in a distance of greater than 1 mm or of greater than 3 mm, for example.
- the current output from the inverter 211 is higher than that output from the regular internal circuit, and is, for example, at 1 mA or 5 mA, or in a range of between 500 ⁇ A and 10 mA, and preferably of between 700 ⁇ A and 2 mA.
- the n-channel MOS transistor 2101 may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 1.5 to 30, and preferably ranging from 2.5 to 10.
- the p-channel MOS transistor 2102 may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 3 to 60, and preferably ranging from 5 to 20.
- the drains of the n-channel MOS transistor 2101 and p-channel MOS transistor 2102 serving as the output node Xo of the internal circuit 21 , are connected to the thick metal traces or buses 83 , 831 or 832 over the passivation layer 5 as shown in FIGS. 5B , 6 B, 7 B, 7 C and 7 D.
- the gates of the n-channel MOS transistor 2101 and p-channel MOS transistor 2102 serve as the input node Xi of the internal circuit 21 .
- the above-mentioned power plane, bus or trace 81 , 811 or 812 may connect the node P of the regulator or converter 41 and the source of the p-channel MOS device 2102 .
- the above-mentioned power plane, bus or trace 81 , 811 or 812 may contain a patterned circuit layer over the patterned circuit layers 831 and/or 832 of the thick and wide signal trace, bus or plane 83 as shown in FIGS. 7B-7D .
- the thick and wide signal trace, bus or plane 83 as shown in FIGS.
- the 7B-7D may contain a patterned circuit layer over that of the above-mentioned power plane, bus or trace 81 .
- the above-mentioned ground plane, bus or trace 82 or 821 as shown in FIGS. 1C , 2 C and 3 C, over the passivation layer 5 may connect the node Rs of the regulator or converter 41 and the source of the n-channel MOS device 2101 .
- the above-mentioned ground plane, bus or trace 82 or 821 may contain a patterned circuit layer over the patterned circuit layers 831 and/or 832 of the thick and wide signal trace, bus or plane 83 as shown in FIGS. 7B-7D .
- the thick and wide signal trace, bus or plane 83 as shown in FIGS. 7B-7D may contain a patterned circuit layer over that of the above-mentioned ground plane, bus or trace 82 .
- FIGS. 5D and 5E show an internal driver 212 and internal tri-state output buffer 213 , respectively.
- the drains of a n-channel MOS transistor 2103 and p-channel MOS transistor 2104 serving as the output node Xo of the internal circuit 21 , are connected to the thick metal traces or buses 83 , 831 or 832 over the passivation layer 5 .
- the gates of a n-channel MOS transistor 2103 ′ and p-channel MOS transistor 2104 ′ serve as the input node Xi of the internal circuit 21 .
- the drains of the n-channel MOS transistor 2103 ′ and p-channel MOS transistor 2104 ′ are connected to the gates of the n-channel MOS transistor 2103 and p-channel MOS transistor 2104 .
- the drains of a n-channel MOS transistor 2107 ′ and p-channel MOS transistor 2108 ′ with a switch function controlled by an Enable signal transmitted to the gate of the n-channel MOS transistor 2107 ′ and Enable(bar) signal transmitted to the gate of the p-channel MOS transistor 2108 ′, serving as the output node Xo of the internal circuit 21 are connected to the thick metal traces or buses 83 , 831 or 832 over the passivation layer 5 as shown in FIGS. 5B , 6 B, 7 B, 7 C and 7 D.
- the gates of a n-channel MOS transistor 2107 and p-channel MOS transistor 2108 serve as the input node Xi of the internal circuit 21 .
- the drains of a n-channel MOS transistor 2107 and p-channel MOS transistor 2108 are connected to the sources of the n-channel MOS transistor 2107 ′ and p-channel MOS transistor 2108 ′, respectively.
- the internal driver 212 or internal tri-state output buffer 213 used to drive a signal through the post-passivation metal traces 83 and to the internal circuits 22 , 23 and 24 , as shown in FIG. 5D or 5 E, is similar to the off-chip driver or off-chip tri-state output buffer used to drive an external circuitry, to be discussed in the following FIG.
- the output node Xo of the internal driver 212 or internal tri-state output buffer 213 is not connected to an external circuit; (2) the greatest one of p-MOS transistors in the internal driver 212 or internal tri-state output buffer 213 has a ratio of a physical channel width thereof to a physical channel length thereof smaller than that of the greatest one of p-MOS transistors in the off-chip driver or off-chip tri-state output buffer connected to an external circuit.
- the internal tri-state output buffer 213 provides drive capability and switch capability, and is particularly useful to transmit a data signal or an address signal in a memory chip through the thick metal lines or traces 83 over the passivation layer 5 acting as data or address buses.
- the internal circuit 21 can be designed as an internal driver 212 shown in FIG. 5D or an internal tri-state output buffer 213 shown in FIG. 5E .
- the n-channel MOS transistors 2103 , 2107 and 2107 ′ may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 1.5 to 30, and preferably ranging from 2.5 to 10.
- the p-channel MOS transistors 2104 , 2108 and 2108 ′ may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 3 to 60, and preferably ranging from 5 to 20.
- the n-channel MOS transistor 2103 ′ may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 0.1 to 20, ranging from 0.1 to 10, or preferably ranging from 0.2 to 2
- the p-channel MOS transistor 2104 ′ may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 0.2 to 40, ranging from 0.2 to 20, or preferably ranging from 0.4 to 4.
- the internal driver 212 or internal tri-state buffer 213 may drive a signal output from the output node Xo thereof through the thick metal trace or bus 83 over the passivation layer 5 to the input nodes Ui, Vi and Wi of the internal circuits 22 , 23 and 24 but not to an external circuit.
- a current passing through the thick metal trace or line 83 over the passivation layer 5 and outputting from the node Xo of the internal circuit 21 , provided by the internal driver 212 or internal tri-state buffer 213 may be between 500 ⁇ A and 10 mA, and preferably between 700 ⁇ A and 2 mA.
- the above-mentioned power plane, bus or trace 81 , 811 or 812 can connect the node P of the regulator or converter 41 and the sources of the p-channel MOS devices 2104 and 2104 ′.
- the above-mentioned power plane, bus or trace 81 , 811 or 812 may contain a patterned circuit layer over the patterned circuit layers 831 and/or 832 of the thick and wide signal trace, bus or plane 83 as shown in FIGS. 7B-7D .
- the thick and wide signal trace, bus or plane 83 as shown in FIGS.
- the 7B-7D may contain a patterned circuit layer over that of the above-mentioned power plane, bus or trace 81 .
- the above-mentioned ground plane, bus or trace 82 or 821 as shown in FIGS. 1C , 2 C and 3 C, over the passivation layer 5 can connect the node Rs of the regulator or converter 41 and the sources of the n-channel MOS devices 2103 and 2103 ′.
- the above-mentioned ground plane, bus or trace 82 or 821 may contain a patterned circuit layer over the patterned circuit layers 831 and/or 832 of the thick and wide signal trace, bus or plane 83 as shown in FIGS. 7B-7D .
- the thick and wide signal trace, bus or plane 83 as shown in FIGS. 7B-7D may contain a patterned circuit layer over that of the above-mentioned ground plane, bus or trace 82 .
- the above-mentioned power plane, bus or trace 81 , 811 or 812 can connect the node P of the regulator or converter 41 and the source of the p-channel MOS device 2108 .
- the above-mentioned power plane, bus or trace 81 , 811 or 812 may contain a patterned circuit layer over the patterned circuit layers 831 and/or 832 of the thick and wide signal trace, bus or plane 83 as shown in FIGS. 7B-7D .
- the thick and wide signal trace, bus or plane 83 as shown in FIGS.
- the 7B-7D may contain a patterned circuit layer over that of the above-mentioned power plane, bus or trace 81 .
- the above-mentioned ground plane, bus or trace 82 or 821 as shown in FIGS. 1C , 2 C and 3 C, over the passivation layer 5 can connect the node Rs of the regulator or converter 41 and the source of the n-channel MOS device 2107 .
- the above-mentioned ground plane, bus or trace 82 or 821 may contain a patterned circuit layer over the patterned circuit layers 831 and/or 832 of the thick and wide signal trace, bus or plane 83 as shown in FIGS. 7B-7D .
- the thick and wide signal trace, bus or plane 83 as shown in FIGS. 7B-7D may contain a patterned circuit layer over that of the above-mentioned ground plane, bus or trace 82 .
- a NMOS transistor in the internal circuit 21 having a drain as the output node Xo of the internal circuit 21 has a ratio of a physical channel width to a physical channel length ranging from 1.5 to 30, and preferably ranging from 2.5 to 10
- a NMOS transistor in the internal circuit 22 , 23 or 24 having a gate as the input node Ui, Vi and Wi of the internal circuit 22 , 23 or 24 has a ratio of physical channel width to physical channel length ranging from 0.1 to 20, ranging from 0.1 to 10, or preferably ranging from 0.2 to 2.
- a NMOS transistor in the internal circuit 21 having a drain as the output node Xo of the internal circuit 21 has a ratio of a physical channel width to a physical channel length ranging from 1.5 to 30, and preferably ranging from 2.5 to 10
- a PMOS transistor in the internal circuit 22 , 23 or 24 having a gate as the input node Ui, Vi and Wi of the internal circuit 22 , 23 or 24 has a ratio of a physical channel width to a physical channel length ranging from 0.2 to 40, ranging from 0.2 to 20, or preferably ranging from 0.4 to 4.
- a PMOS transistor in the internal circuit 21 having a drain as the output node Xo of the internal circuit 21 has a ratio of a physical channel width to a physical channel length ranging from 3 to 60, and preferably ranging from 5 to 20
- a NMOS transistor in the internal circuit 22 , 23 or 24 having a gate as the input node Ui, Vi and Wi of the internal circuit 22 , 23 or 24 has a ratio of a physical channel width to a physical channel length ranging from 0.1 to 20, ranging from 0.1 to 10, or preferably ranging from 0.2 to 2.
- a PMOS transistor in the internal circuit 21 having a drain as the output node Xo of the internal circuit 21 has a ratio of a physical channel width to a physical channel length ranging from 3 to 60, and preferably ranging from 5 to 20
- a PMOS transistor in the internal circuit 22 , 23 or 24 having a gate as the input node Ui, Vi and Wi of the internal circuit 22 , 23 or 24 has a ratio of a physical channel width to a physical channel length ranging from 0.2 to 40, ranging from 0.2 to 20, or preferably ranging from 0.4 to 4.
- a signal output from the output node Xo of the internal circuit 21 may pass through the thick metal plane, bus, trace or line 83 to the internal circuits 22 , 23 and 24 , with a current, passing through the thick metal plane, bus, trace or line 83 , ranging from 500 microamperes to 10 milliamperes, and preferably ranging from 700 microamperes to 2 milliamperes.
- FIG. 5B The concept shown in FIG. 5B can be applied to a memory chip, as illustrated in FIGS. 5F-5J .
- the above-mentioned tri-state output buffer 213 is employed to be the internal circuit 21 shown in FIGS. 5B , 6 B, 7 B, 7 C and 7 D and has an input node Xi connected to an output node of an amplifier 214 and an output node Xo connected to the internal circuits 22 , 23 and 24 , such as logic gates, through the above mentioned thick metal plane, bus or trace 83 , 831 or 832 over the passivation layer 5 , as shown in FIGS.
- the semiconductor chip may include a memory array comprising multiple memory cells connected to word lines, bit lines and bit (bar) lines. Each pair of bit line, such as 2171 , and bit (bar) line, such as 2172 , is connected to one of the amplifiers, such as 214 , through the channel of the n-channel MOS transistors 2123 and 2122 controlled by CS 1 node.
- the noise on the bit line 2171 or on the bit (bar) line 2172 can not be transmitted to the sense amplifier 214 nor has a negative impact on the sense amplifier 214 .
- the memory cell 215 is a static random access memory (SRAM) cell.
- the memory cell 215 may be a dynamic random access memory (DRAM) cell, an erasable programmable read only memory (EPROM) cell, an electronic erasable programmable read only memory (EEPROM) cell, a flash memory cell, a read only memory (ROM) cell, or a magnetic random access memory (MRAM) cell, which is connected to one or more logic gates 22 , 23 and 24 through a thick metal traces 83 , 831 or 832 over the passivation layer 5 , as shown in FIGS. 5B , 6 B, 7 B, 7 C and 7 D.
- DRAM dynamic random access memory
- EPROM erasable programmable read only memory
- EEPROM electronic erasable programmable read only memory
- flash memory cell a read only memory (ROM) cell
- MRAM magnetic random access memory
- a sense amplifier 214 , tri-state buffer 213 , pass gate 216 , latch memory 217 or internal driver 212 , as shown in FIGS. 5F-5J , may be optionally set on the path between any kind of the exampled memory cell 215 and the thick metal traces 83 , 831 or 832 over the passivation layer 5 .
- a plurality of the memory cell 215 may be arranged in an array.
- a plurality of bit line 2171 and bit (bar) line 2172 arranged in parallel are connected to the sources or drains of NMOS transistors 2120 and 2119 of the memory cells 215 arranged in a column, respectively.
- a plurality of word line arranged in parallel and in vertical to the bit line 2171 and bit (bar) line 2172 is connected to the gate of NMOS transistors 2120 and 2119 of the memory cells 215 arranged in a row.
- the memory cell 215 further comprises two PMOS transistors 2116 and 2118 and two NMOS transistors 2115 and 2117 , wherein the gates of the PMOS transistor 2116 and the NMOS transistor 2115 and the drains of the PMOS transistor 2118 and the NMOS transistor 2117 are connected to the bit line 2171 through the channel of the NMOS transistor 2120 , and wherein the gates of the PMOS transistor 2118 and the NMOS transistor 2117 and the drains of the PMOS transistor 2116 and the NMOS transistor 2115 are connected to the bit (bar) line 2172 through the channel of the NMOS transistor 2119 .
- the sense amplifier 214 can be coupled to multiple memory cells 215 arranged in a column through the bit line 2171 and the bit (bar) line 2172 .
- the sense amplifier 214 comprises two PMOS transistors 2112 and 2114 and two NMOS transistors 2111 and 2113 , wherein the gates of the PMOS transistors 2112 and 2114 are connected to the drains of the NMOS transistor 2111 and the PMOS transistor 2112 , and wherein the drains of the PMOS transistor 2114 and the NMOS transistor 2113 serving as an output node of the sense amplifier 214 are connected to the gates of the PMOS transistor 2108 and the NMOS transistor 2107 in the above-mentioned tri-state buffer 213 .
- the gate of the NMOS transistor 2113 is connected to the bit line 2171 .
- the gate of the NMOS transistor 2111 is connected to the bit (bar) line 2172 .
- the description and specification of the tri-state buffer 213 may be referred to the above illustration shown in FIG. 5E .
- the node P of the regulator or converter 41 can be connected to the sources of the PMOS transistors 2116 and 2118 of the memory cell 215 , the sources of the PMOS transistors 2112 and 2114 of the sense amplifier 214 and the source of the PMOS transistor 2108 of the tri-state output buffer 213 through the above-mentioned power plane, bus or trace 81 , 811 or 812 , as shown in FIGS. 1B , 1 C, 2 B, 2 C, 3 B, 3 C and 3 D, over the passivation layer 5 .
- the above-mentioned power plane, bus or trace 81 , 811 or 812 may contain a patterned circuit layer over the patterned circuit layers 831 and/or 832 of the thick and wide signal trace, bus or plane 83 as shown in FIGS. 7B-7D .
- the thick and wide signal trace, bus or plane 83 as shown in FIGS. 7B-7D may contain a patterned circuit layer over that of the above-mentioned power plane, bus or trace 81 .
- the node Rs of the regulator or converter 41 can be connected to the sources of the NMOS transistors 2115 and 2117 of the memory cell 215 , the sources of the NMOS transistors 2111 and 2113 of the sense amplifier 214 and the source of the NMOS transistor 2107 of the tri-state output buffer 213 through the above-mentioned ground plane, bus or trace 82 or 821 , as shown in FIGS. 1C , 2 C and 3 C, over the passivation layer 5 .
- the differential sense amplifier 214 is isolated from Vss by a transistor 2121 , and controlled by a column selection signal (CS 2 ) to save power consumption.
- the transistor 2121 is turned off when the memory cell 215 is not read.
- the above-mentioned ground plane, bus or trace 82 or 821 may contain a patterned circuit layer over the patterned circuit layers 831 and/or 832 of the thick and wide signal trace, bus or plane 83 as shown in FIGS. 7B-7D .
- the thick and wide signal trace, bus or plane 83 as shown in FIGS. 7B-7D may contain a patterned circuit layer over that of the above-mentioned ground plane, bus or trace 82 .
- bit data and bit (bar) data When the memory cell 215 is in a “READ” operation with the NMOS transistors 2120 and 2119 being turned on, the state latched in the memory cell 215 , such as bit data and bit (bar) data, may be output to the bit line 2171 and bit (bar) line 2172 through the channels of the NMOS transistors 2120 and 2119 , respectively.
- the bit data and bit (bar) data may be transmitted to the sense amplifier 214 through the bit line 2171 and bit (bar) line 2172 , respectively, to initially amplify the bit data and the bit (bar) data, leading the bit data and the bit (bar) data to have a desirable waveform or voltage level.
- the initially amplified bit data or bit (bar) data output from the amplifier 214 may be transmitted to a tri-state output buffer 213 to further amplify the initially amplified bit data or bit (bar) data, but FIG. 5F only show the initially amplified bit (bar) data output from the amplifier 214 is transmitted to the input node Xi of the tri-state output buffer 213 .
- Further amplified bit (bar) data or bit data output from a tri-state buffer can be transmitted to the internal circuits 22 , 23 and 24 through the thick metal planes or buses 83 , 831 or 832 , as shown in FIGS. 5B , 6 B, 7 B, 7 C and 7 D, but FIG. 5F only show the further amplified bit data is output from the tri-state output buffer 213 .
- the bit line 2171 and bit (bar) line 2172 may be provided by fine-line metal layers, made of sputtered aluminum or damascene copper, only under the passivation layer 5 .
- the bit line 2171 and bit (bar) line 2172 may be provided by the interconnecting structure over the passivation layer 5 and under the passivation layer 5 , wherein the portion under the passivation layer 5 may comprise sputtered aluminum layer or damascene copper layer having a thickness of between 0.01 and 2 microns, and the portion over the passivation layer 5 may comprise electroplated copper or electroplated gold having a thickness of between 2 and 20 microns.
- the thick metal buses or traces 83 , 831 or 832 shown in FIGS. 5B , 6 B, 7 B, 7 C and 7 D may be called as bit buses to transmit further amplified bit data or bit (bar) data with 4 bits width, 8 bits width, 16 bits width, 32 bits width, 64 bits width, 128 bits width, 256 bits width, 512 bits width, 1024 bits width, 2048 bits width or 4096 bits width, output from the tri-state buffers 213 .
- 4, 8, 16, 32, 64, 128, 256, 512, 1024, 2048 or 4098 bit buses arranged in parallel and over the passivation layer 5 may connect the output nodes Xo of multiple internal circuits 21 , the tri-state buffers 213 in this case, to multiple internal circuits 22 , 23 and 24 , such as NOR gates, NAND gates, AND gates, OR gates, operational amplifiers, adders, multiplexers, diplexers, multipliers, A/D converters, D/A converters, CMOS transistors, bipolar CMOS transistors or bipolar circuits.
- multiple address buses 85 connecting an address decoder 205 and the outputs of multiple internal circuits 25 and 26 can be formed over the passivation layer 5 , as shown in FIG. 5U , to transmit an address data from one of the internal circuits 25 and 26 to the address decoder 205 during a “READ” operation, wherein the internal circuits 25 and 26 may be NOR gate, NAND gate, AND gate, OR gate, operational amplifier, adder, multiplexer, diplexer, multiplier, A/D converter, D/A converter, CMOS transistor, bipolar CMOS transistor or bipolar circuit.
- the address decoder 205 is connected to multiple word lines coupled with multiple memory cells in a memory array. Referring to FIGS.
- one of the word lines 2175 is connected to the gates of the NMOS transistors 2120 and 2119 of the memory cell 115 , transmitting a signal from the address decoder 205 to the memory cell to control whether the logic level of bit data saved in the trace connecting the drains of the PMOS transistor 2118 and NMOS transistor 2117 and the gates of the PMOS transistor 2116 and NMOS transistor 2115 and the logic level of bit (bar) data saved in the trace connecting the drains of the PMOS transistor 2116 and NMOS transistor 2115 and the gates of the PMOS transistor 2118 and NMOS transistor 2117 are transmitted to the bit line 2171 and the bit (bar) line 2172 through the channels of the NMOS transistors 2120 and 2119 , respectively.
- the sense amplifier 214 receives the bit data and bit (bar) data and initially amplifies the bit (bar) data.
- the initially amplified the bit (bar) data output from the sense amplifier 214 may be transmitted to the gates of the PMOS transistor 2108 and NMOS transistor 2107 of the tri-state buffer 213 through the trace 2179 under the passivation layer 5 .
- Two traces 2177 and 2178 connect the address decoder 205 and the tri-state buffer 213 , transmitting an ENABLE signal and an ENABLE (bar) signal from the address decoder 205 to the tri-state buffer 213 to control whether the above-mentioned further amplified bit signal is output from the tri-state buffer 213 to the data bus 83 over the passivation layer 5 .
- the internal circuit 21 may be a pass gate 216 as shown in FIG. 5G .
- the pass gate 216 may comprise an NMOS transistor 2124 having a gate connected to an address decoder 205 through a trace 2180 under the passivation layer 5 , as shown in FIG. 5V .
- the address decoder 205 receives an address data through multiple address buses 85 over the passivation layer 5 .
- the address decoder 205 output a READ ENABLE data to the gate of the NMOS transistor 2124 through the trace 2180 to control whether the NMOS transistor 2124 is turned on or off.
- the initially amplified bit (bar) data output from the sense amplifier 214 can be transmitted to the data bus 83 , 831 or 832 over the passivation layer 5 through the channel of the NMOS transistor 2124 .
- the internal circuit 21 may be a latch circuit 217 as shown in FIG. 5H .
- the latch circuit 217 may temporally store the data output from the sense amplifier 214 .
- the latch circuit 217 comprises two PMOS transistors 2901 and 2902 and two NMOS transistors 2903 and 2904 .
- a trace 2905 connects the gates of the PMOS transistor 2902 and NMOS transistor 2904 and the drains of the PMOS transistor 2901 and NMOS transistor 2903 .
- a trace 2906 connects the gates of the PMOS transistor 2901 and NMOS transistor 2903 and the drains of the PMOS transistor 2902 and NMOS transistor 2904 .
- the latch circuit 217 may further comprise two NMOS transistors 2129 and 2130 having the gates connected to an address decoder 205 through metal traces 2181 and 2182 under the passivation layer 5 , as shown in FIG. 5W .
- the address decoder 205 receives an address data through multiple address buses 85 over the passivation layer 5 .
- the address decoder 205 output READ ENABLE data (RE 1 and RE 2 ) to the gates of the NMOS transistors 2129 and 2130 through the traces 2181 and 2182 to control whether the NMOS transistors 2129 and 2130 are turned on or off, respectively.
- the NMOS transistor 2129 When the NMOS transistor 2129 is turned on, the initially amplified bit (bar) data output from the sense amplifier 214 can be transmitted to the trace 2905 through the channel of the NMOS transistor 2129 .
- the trace 2905 latches the bit (bar) data and the trace 2906 latches the bit data.
- the bit data output from the trace 2906 of the latch circuit 217 can be transmitted to the data bus 83 , 831 or 832 through the channel of the NMOS transistor 2130 .
- the node P of the regulator or converter 41 can be connected to the sources of the PMOS transistors 2116 and 2118 of the memory cell 215 , the sources of the PMOS transistors 2112 and 2114 of the sense amplifier 214 and the sources of the PMOS transistors 2901 and 2902 of the latch circuit 217 through the above-mentioned power plane, bus or trace 81 , 811 or 812 , as shown in FIGS. 1B , 1 C, 2 B, 2 C, 3 B, 3 C and 3 D, over the passivation layer 5 .
- the above-mentioned power plane, bus or trace 81 , 811 or 812 may contain a patterned circuit layer over the patterned circuit layers 831 and/or 832 of the thick and wide signal trace, bus or plane 83 as shown in FIGS. 7B-7D .
- the thick and wide signal trace, bus or plane 83 as shown in FIGS. 7B-7D may contain a patterned circuit layer over that of the above-mentioned power plane, bus or trace 81 .
- the node Rs of the regulator or converter 41 can be connected to the sources of the NMOS transistors 2115 and 2117 of the memory cell 215 , the sources of the NMOS transistors 2111 and 2113 of the sense amplifier 214 and the sources of the NMOS transistors 2903 and 2904 of the latch circuit 217 through the above-mentioned ground plane, bus or trace 82 or 821 , as shown in FIGS. 1C , 2 C and 3 C, over the passivation layer 5 .
- the above-mentioned ground plane, bus or trace 82 or 821 may contain a patterned circuit layer over the patterned circuit layers 831 and/or 832 of the thick and wide signal trace, bus or plane 83 as shown in FIGS. 7B-7D .
- the thick and wide signal trace, bus or plane 83 as shown in FIGS. 7B-7D may contain a patterned circuit layer over that of the above-mentioned ground plane, bus or trace 82 .
- the pass gate 216 in FIG. 5G or the latch circuit 217 in FIG. 5H does not provide great drive capability.
- the internal circuit 21 may comprise the above-mentioned internal driver 212 connected to the output node of the pass gate 216 , as shown in FIG. 5I , or connected to the output node of the latch circuit 217 , as shown in FIG. 5J , to amplify bit (bar) data output from the pass gate 216 or bit data output from the latch circuit 217 . Referring to FIG.
- the amplified bit (bar) data output from the internal driver 212 may be transmitted to the internal circuits 22 , 23 and 24 through the data bus 83 , 831 or 832 over the passivation layer 5 , as shown in FIGS. 5B , 6 B, 7 B, 7 C and 7 D.
- the amplified bit data output from the internal driver 212 may be transmitted to the internal circuits 22 , 23 and 24 through the data bus 83 , 831 or 832 over the passivation layer 5 , as shown in FIGS. 5B , 6 B, 7 B, 7 C and 7 D.
- the node P of the regulator or converter 41 can be connected to the sources of the PMOS transistors 2116 and 2118 of the memory cell 215 , the sources of the PMOS transistors 2112 and 2114 of the sense amplifier 214 and the sources of the PMOS transistors 2104 ′ and 2104 of the internal driver 212 through the above-mentioned power plane, bus or trace 81 , 811 or 812 , as shown in FIGS. 1B , 1 C, 2 B, 2 C, 3 B, 3 C and 3 D, over the passivation layer 5 .
- the above-mentioned power plane, bus or trace 81 , 811 or 812 may contain a patterned circuit layer over the patterned circuit layers 831 and/or 832 of the thick and wide signal trace, bus or plane 83 as shown in FIGS. 7B-7D .
- the thick and wide signal trace, bus or plane 83 as shown in FIGS. 7B-7D may contain a patterned circuit layer over that of the above-mentioned power plane, bus or trace 81 .
- the node Rs of the regulator or converter 41 can be connected to the sources of the NMOS transistors 2115 and 2117 of the memory cell 215 , the sources of the NMOS transistors 2111 and 2113 of the sense amplifier 214 and the sources of the NMOS transistors 2103 ′ and 2103 of the driver circuit 212 through the above-mentioned ground plane, bus or trace 82 or 821 , as shown in FIGS. 1C , 2 C and 3 C, over the passivation layer 5 .
- the above-mentioned ground plane, bus or trace 82 or 821 may contain a patterned circuit layer over the patterned circuit layers 831 and/or 832 of the thick and wide signal trace, bus or plane 83 as shown in FIGS. 7B-7D .
- the thick and wide signal trace, bus or plane 83 as shown in FIGS. 7B-7D may contain a patterned circuit layer over that of the above-mentioned ground plane, bus or trace 82 .
- the node P of the regulator or converter 41 can be connected to the sources of the PMOS transistors 2116 and 2118 of the memory cell 215 , the sources of the PMOS transistors 2112 and 2114 of the sense amplifier 214 , the sources of the PMOS transistors 2901 and 2902 of the latch circuit 217 and the sources of the PMOS transistors 2104 ′ and 2104 of the internal driver 212 through the above-mentioned power plane, bus or trace 81 , 811 or 812 , as shown in FIGS. 1B , 1 C, 2 B, 2 C, 3 B, 3 C and 3 D, over the passivation layer 5 .
- the above-mentioned power plane, bus or trace 81 , 811 or 812 may contain a patterned circuit layer over the patterned circuit layers 831 and/or 832 of the thick and wide signal trace, bus or plane 83 as shown in FIGS. 7B-7D .
- the thick and wide signal trace, bus or plane 83 as shown in FIGS. 7B-7D may contain a patterned circuit layer over that of the above-mentioned power plane, bus or trace 81 .
- the node Rs of the regulator or converter 41 can be connected to the sources of the NMOS transistors 2115 and 2117 of the memory cell 215 , the sources of the NMOS transistors 2111 and 2113 of the sense amplifier 214 , the sources of the NMOS transistors 2903 and 2904 of the latch circuit 217 and the sources of the NMOS transistors 2103 ′ and 2103 of the internal driver 212 through the above-mentioned ground plane, bus or trace 82 or 821 , as shown in FIGS. 1C , 2 C and 3 C, over the passivation layer 5 .
- the above-mentioned ground plane, bus or trace 82 or 821 may contain a patterned circuit layer over the patterned circuit layers 831 and/or 832 of the thick and wide signal trace, bus or plane 83 as shown in FIGS. 7B-7D .
- the thick and wide signal trace, bus or plane 83 as shown in FIGS. 7B-7D may contain a patterned circuit layer over that of the above-mentioned ground plane, bus or trace 82 .
- the output node Wo of the internal circuit 24 is connected to the input nodes Xi, Ui and Vi of the internal circuits 21 , 22 and 23 through the thick metal plane, bus, trace or line 83 ′ over the passivation layer 5 .
- the internal circuit 24 such as NOR gate, may send a signal or data from the output node Wo thereof to the input node Xi′ of the internal circuit 21 , such as a receiver 212 ′ shown in FIG. 5L , a tri-state input buffer 213 ′ shown in FIG.
- a signal or data output from the output node Wo of the internal circuit 24 may be also transmitted to the input node Ui of the internal circuit 22 , such as NOR gate, through the fine-line metal structure 634 ′ under the passivation layer 5 , then through the opening 534 ′ in the passivation layer 5 , then through the thick metal plane, line or trace 83 ′ over the passivation layer 5 , then through another opening 532 ′ in the passivation layer 5 , then through the fine-line metal structures 632 a ′ and 632b′ under the passivation layer 5 .
- a signal or data output from the output node Wo of the NOR gate 24 may be also transmitted to the input node Vi of the internal circuit 23 , such as NAND gate, through the fine-line metal structure 634 ′ under the passivation layer 5 , then through the opening 534 ′ in the passivation layer 5 , then through the thick metal plane, line or trace 83 ′ over the passivation layer 5 , then through another opening 532 ′ in the passivation layer 5 , then through the fine-line metal structures 632 a ′ and 632 c ′ under the passivation layer 5 .
- the fine-line metal structures 634 ′, 632 ′ and 631 ′ can be formed with stacked metal plugs, having a similar structure of the fine line metal structures 634 , 632 and 631 , respectively, as shown in 7 B, 7 C and 7 D.
- the internal circuits 21 , 22 and 23 may receive a signal output from the output node Wo of the internal circuit 24 at the input node Xi′, Ui and Vi thereof, and may output a signal from the output node Xo′, Uo and Vo thereof to other internal circuits through metal traces under the passivation layer 5 .
- the structure over the passivation layer 5 shown in FIGS. 7B-7D providing the above-mentioned thick metal trace, line or plane 83 , can also be applied to forming the thick metal trace, line or plane 83 ′ illustrated in FIG. 5K .
- All combinations for the polymer layers 99 , 98 and 95 and the circuit metal layers 831 and 832 illustrated in FIGS. 7B-7D can be applied to the combinations for one or more polymer layers and one or more circuit metal layers over the passivation layer 5 , illustrated in FIG. 5K .
- the internal circuit 21 may be an internal receiver 212 ′ as shown in FIG. 5L , or an internal input tri-state buffer 213 ′ as shown in FIG. 5M .
- the internal receiver 212 ′ may receive a signal passing through the thick metal trace or bus 83 over the passivation layer 5 and then may output an amplified signal from the output node Xo′ thereof to other internal circuits but not to an external circuit through a metal trace under the passivation layer 5 .
- FIGS. 5K and 5L the internal receiver 212 ′ may receive a signal passing through the thick metal trace or bus 83 over the passivation layer 5 and then may output an amplified signal from the output node Xo′ thereof to other internal circuits but not to an external circuit through a metal trace under the passivation layer 5 .
- the internal input tri-state buffer 213 ′ may receive a signal passing through the thick metal trace or bus 83 over the passivation layer 5 and then may output an amplified signal from the output node Xo′ thereof to other internal circuits but not to an external circuit through a metal trace under the passivation layer 5 .
- the internal receiver 212 ′ in FIG. 5L has a similar circuit design to the internal driver 212 in FIG. 5D .
- same reference numbers indicate same elements with same characteristics.
- the internal input tri-state buffer 213 ′ in FIG. 5M has a similar circuit design to the internal output tri-state buffer 213 in FIG. 5E .
- same reference numbers indicate same elements with same characteristics.
- the output node Xo′ of the internal receiver 212 ′ or internal tri-state input buffer 213 ′ is not connected to an external circuit but connected to an internal circuit under the passivation layer 5 .
- the internal tri-state input buffer 213 ′ provides amplifying capability and switch capability, and is particularly useful to amplify a data signal or an address signal having passed through the thick metal lines or traces 83 ′ over the passivation layer 5 acting as data or address buses.
- the internal circuit 21 can be designed as an internal receiver 212 ′ shown in FIG. 5L or an internal tri-state input buffer 213 ′ shown in FIG. 5M .
- a signal output from the internal circuit 24 can be transmitted to an n-channel MOS transistor of the internal circuit 21 , wherein the n-channel MOS transistor may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 0.1 to 20, ranging from 0.1 to 10, or preferably ranging from 0.2 to 2.
- a signal output from the internal circuit 24 can be transmitted to a p-channel MOS transistor of the internal circuit 21 , wherein the p-channel MOS transistor 2102 may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 0.2 to 40, ranging from 0.2 to 20, or preferably ranging from 0.4 to 4.
- the current level output from the internal circuit 24 and transmitted through the thick metal trace 83 ′ over the passivation layer 5 is, for example, in a range of between 50 ⁇ A and 2 mA, and preferably of between 100 ⁇ A and 1 mA.
- the n-channel MOS transistors 2103 , 2107 and 2107 ′ may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 1.5 to 30, and preferably ranging from 2.5 to 10.
- the p-channel MOS transistors 2104 , 2108 and 2108 ′ may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 3 to 60, and preferably ranging from 5 to 20.
- the n-channel MOS transistor 2103 ′ may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 0.1 to 20, ranging from 0.1 to 10, or preferably ranging from 0.2 to 2
- the p-channel MOS transistor 2104 ′ may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 0.2 to 40, ranging from 0.2 to 20, or preferably ranging from 0.4 to 4.
- the internal receiver 212 or internal tri-state input buffer 213 may receive a signal output from the output node Wo of the internal circuit 24 and transmitted through the thick metal trace or bus 83 ′ over the passivation layer 5 but not to an external circuit.
- a current passing through the thick metal trace or line 83 ′ over the passivation layer 5 and inputting the node Xi′ of the internal circuit 21 , provided by the internal driver 212 or internal tri-state buffer 213 may be between 500 ⁇ A and 10 mA, and preferably between 700 ⁇ A and 2 mA.
- FIG. 5K can be applied to a memory chip, as illustrated in FIGS. 5N-5R .
- the memory chip includes memory cells 215 and sense amplifiers 214 that can be referred to those illustrated in FIG. 5F .
- same reference numbers indicate same elements.
- the above-mentioned tri-state input buffer 213 ′ is employed to be the internal circuit 21 shown in FIG. 5K and has an output node Xo′ connected to the bit (bar) line 2172 and an input node Xi′ connected to the internal circuits 22 , 23 and 24 , such as logic gates, through the above mentioned thick metal plane, bus or trace 83 ′ over the passivation layer 5 , wherein the internal circuit 24 may alternatively be NOR gate, NAND gate, AND gate, OR gate, operational amplifier, adder, multiplexer, diplexer, multiplier, A/D converter, D/A converter, CMOS transistor, bipolar CMOS transistor or bipolar circuit.
- the memory cell 215 is a static random access memory (SRAM) cell.
- the memory cell 215 may be a dynamic random access memory (DRAM) cell, an erasable programmable read only memory (EPROM) cell, an electronic erasable programmable read only memory (EEPROM) cell, a flash memory cell, a read only memory (ROM) cell, or a magnetic random access memory (MRAM) cell, which is connected to the output node Wo of the logic gate 24 through a thick metal traces 83 ′ over the passivation layer 5 .
- a tri-state input buffer 213 ′, pass gate 216 ′, latch memory 217 ′ or internal receiver 212 ′, as shown in FIGS. 5N-5R may be optionally set on the path between any kind of the exampled memory cell 215 and the thick metal traces 83 ′ over the passivation layer 5 .
- the node P of the regulator or converter 41 can be connected to the sources of the PMOS transistors 2116 and 2118 of the memory cell 215 , the sources of the PMOS transistors 2112 and 2114 of the sense amplifier 214 and the source of the PMOS transistor 2108 of the tri-state input buffer 213 ′ through the above-mentioned power plane, bus or trace 81 , 811 or 812 , as shown in FIGS. 1B , 1 C, 2 B, 2 C, 3 B, 3 C and 3 D, over the passivation layer 5 .
- the above-mentioned power plane, bus or trace 81 , 811 or 812 may contain a patterned circuit layer over the patterned circuit layers 831 and/or 832 of the thick and wide signal trace, bus or plane 83 as shown in FIGS. 7B-7D .
- the thick and wide signal trace, bus or plane 83 as shown in FIGS. 7B-7D may contain a patterned circuit layer over that of the above-mentioned power plane, bus or trace 81 .
- the node Rs of the regulator or converter 41 can be connected to the sources of the NMOS transistors 2115 and 2117 of the memory cell 215 , the sources of the NMOS transistors 2111 and 2113 of the sense amplifier 214 and the source of the NMOS transistor 2107 of the tri-state input buffer 213 ′ through the above-mentioned ground plane, bus or trace 82 or 821 , as shown in FIGS. 1C , 2 C and 3 C, over the passivation layer 5 .
- the above-mentioned ground plane, bus or trace 82 or 821 may contain a patterned circuit layer over the patterned circuit layers 831 and/or 832 of the thick and wide signal trace, bus or plane 83 as shown in FIGS. 7B-7D .
- the thick and wide signal trace, bus or plane 83 as shown in FIGS. 7B-7D may contain a patterned circuit layer over that of the above-mentioned ground plane, bus or trace 82 .
- a bit signal can be transmitted to the input node Xi′ of the tri-state input buffer 213 ′, that is, the gates of the PMOS transistors 2108 and the NMOS transistor 2107 , through the thick metal line, trace or plane 83 ′ over the passivation layer 5 , from the output node Wo of the internal circuit 24 .
- An amplified bit (bar) signal having a desirable waveform or voltage level can be output from the output node Xo′ of the tri-state input buffer 213 ′, that is, the source of the PMOS transistor 2108 ′ or the source of the NMOS transistor 2107 ′, to the bit (bar) line 2172 .
- the bit (bar) signal on the bit (bar) line can be saved on the trace connecting the gates of the PMOS transistor 2118 and NMOS transistor 2117 and the sources of the PMOS transistor 2116 and NMOS transistor 2115 , and the bit signal can be saved on the trace connecting the gates of the PMOS transistor 2116 and NMOS transistor 2115 and the sources of the PMOS transistor 2118 and NMOS transistor 2117 .
- the thick metal buses or traces 83 ′ may be called as bit buses to transmit to-be-written bit data or bit (bar) data with 4 bits width, 8 bits width, 16 bits width, 32 bits width, 64 bits width, 128 bits width, 256 bits width, 512 bits width, 1024 bits width, 2048 bits width or 4096 bits width, output from the tri-state buffers 213 .
- 4, 8, 16, 32, 64, 128, 256, 512, 1024, 2048 or 4098 bit buses arranged in parallel and over the passivation layer 5 may connect the input nodes Xi′ of multiple internal circuits 21 , the tri-state input buffers 213 ′ in this case, to multiple output nodes of multiple internal circuits 24 , such as NOR gates, NAND gates, AND gates, OR gates, operational amplifiers, adders, multiplexers, diplexers, multipliers, A/D converters, D/A converters, CMOS transistors, bipolar CMOS transistors or bipolar circuits.
- multiple address buses 85 connecting an address decoder 205 and the outputs of multiple internal circuits 25 and 26 can be formed over the passivation layer 5 , as shown in FIG. 5X , to transmit an address data from one of the internal circuits 25 and 26 to the address decoder 205 during a “WRITE” operation, wherein the internal circuits 25 and 26 may be NOR gate, NAND gate, AND gate, OR gate, operational amplifier, adder, multiplexer, diplexer, multiplier, A/D converter, D/A converter, CMOS transistor, bipolar CMOS transistor or bipolar circuit.
- the address decoder 205 is connected to multiple word lines coupled with multiple memory cells in a memory array. Referring to FIGS.
- one of the word lines 2175 is connected to the gates of the NMOS transistors 2120 and 2119 of the memory cell 115 , transmitting a signal from the address decoder 205 to the memory cell to control whether the logic level of bit data on the bit line 2171 is saved in the trace connecting the drains of the PMOS transistor 2118 and NMOS transistor 2117 and the gates of the PMOS transistor 2116 and NMOS transistor 2115 through the channel of the NMOS transistor 2120 and whether the logic level of bit (bar) data on the bit (bar) line 2172 is saved in the trace connecting the drains of the PMOS transistor 2116 and NMOS transistor 2115 and the gates of the PMOS transistor 2118 and NMOS transistor 2117 are transmitted to the bit line 2171 and the bit (bar) line 2172 through the channel of the NMOS transistor 2119 .
- Two traces 2177 ′ and 2178 ′ connect the address decoder 205 and the tri-state input buffer 213 ′, transmitting an ENABLE signal and an ENABLE (bar) signal from the address decoder 205 to the tri-state input buffer 213 ′ to control whether the amplified bit (bar) signal is output from the tri-state input buffer 213 ′ to the bit (bar) line 2172 .
- the internal circuit 21 may be a pass gate 216 ′ as shown in FIG. 5O .
- the pass gate 216 ′ may comprise an NMOS transistor 2124 ′ having a gate connected to an address decoder 205 through a trace 2180 ′ under the passivation layer 5 , as shown in FIG. 5Y .
- the address decoder 205 receives an address data through multiple address buses 85 over the passivation layer 5 .
- the address decoder 205 output a WRITE ENABLE data to the gate of the NMOS transistor 2124 ′ through the trace 2180 ′ to control whether the NMOS transistor 2124 ′ is turned on or off.
- the bit data transmitted through the thick metal line, trace or plane 83 ′ can be output from the pass gate 216 ′ to the bit line 2171 through the channel of the NMOS transistor 2124 ′.
- the internal circuit 21 may be a latch circuit 217 ′ as shown in FIG. 5P .
- the latch circuit 217 ′ may temporally store the data transmitted through the thick metal line, trace or plane 83 ′.
- the latch circuit 217 ′ comprises two PMOS transistors 2901 ′ and 2902 ′ and two NMOS transistors 2903 ′ and 2904 ′.
- a trace 2905 ′ connects the gates of the PMOS transistor 2902 ′ and NMOS transistor 2904 ′ and the drains of the PMOS transistor 2901 ′ and NMOS transistor 2903 ′.
- a trace 2906 ′ connects the gates of the PMOS transistor 2901 ′ and NMOS transistor 2903 ′ and the drains of the PMOS transistor 2902 ′ and NMOS transistor 2904 ′.
- the latch circuit 217 ′ may further comprise two NMOS transistors 2129 ′ and 2130 ′ having the gates connected to an address decoder 205 through metal traces 2181 ′ and 2182 ′ under the passivation layer 5 , as shown in FIG. 5Z .
- the address decoder 205 receives an address data output from the output nodes Ao or Bo of the internal circuit 25 or 26 through multiple address buses 85 over the passivation layer 5 .
- the address decoder 205 output WRITE ENABLE data (WE 1 and WE 2 ) to the gates of the NMOS transistors 2129 ′ and 2130 ′ through the traces 2181 ′ and 2182 ′ to control whether the NMOS transistors 2129 ′ and 2130 ′ are turned on or off, respectively.
- the bit (bar) data output from the internal circuit 24 through the thick metal line, trace or plane 83 ′, data bus, over the passivation layer 5 can be latched in the trace 2906 ′ through the channel of NMOS transistor 2130 ′, and the bit data is latched in the trace 2905 ′.
- the bit data latched in the trace 2905 ′ can be output to the bit line 2171 through the channel of the NMOS transistor 2129 ′.
- the node P of the regulator or converter 41 can be connected to the sources of the PMOS transistors 2116 and 2118 of the memory cell 215 , the sources of the PMOS transistors 2112 and 2114 of the sense amplifier 214 and the sources of the PMOS transistors 2901 ′ and 2902 ′ of the latch circuit 217 through the above-mentioned power plane, bus or trace 81 , 811 or 812 , as shown in FIGS. 1B , 1 C, 2 B, 2 C, 3 B, 3 C and 3 D, over the passivation layer 5 .
- the above-mentioned power plane, bus or trace 81 , 811 or 812 may contain a patterned circuit layer over the patterned circuit layers 831 and/or 832 of the thick and wide signal trace, bus or plane 83 as shown in FIGS. 7B-7D .
- the thick and wide signal trace, bus or plane 83 as shown in FIGS. 7B-7D may contain a patterned circuit layer over that of the above-mentioned power plane, bus or trace 81 .
- the node Rs of the regulator or converter 41 can be connected to the sources of the NMOS transistors 2115 and 2117 of the memory cell 215 , the sources of the NMOS transistors 2111 and 2113 of the sense amplifier 214 and the sources of the NMOS transistors 2903 ′ and 2904 ′ of the latch circuit 217 through the above-mentioned ground plane, bus or trace 82 or 821 , as shown in FIGS. 1C , 2 C and 3 C, over the passivation layer 5 .
- the above-mentioned ground plane, bus or trace 82 or 821 may contain a patterned circuit layer over the patterned circuit layers 831 and/or 832 of the thick and wide signal trace, bus or plane 83 as shown in FIGS. 7B-7D .
- the thick and wide signal trace, bus or plane 83 as shown in FIGS. 7B-7D may contain a patterned circuit layer over that of the above-mentioned ground plane, bus or trace 82 .
- the pass gate 216 ′ in FIG. 5O or the latch circuit 217 ′ in FIG. 5P may not provide the enough sensitivity to detect a weak voltage variation at the input node of the pass gate 216 ′ or the latch circuit 217 ′ in a “WRITE” operation.
- the internal circuit 21 may comprise the above-mentioned internal receiver 212 ′ connected to the input node of the pass gate 216 ′, as shown in FIG. 5Q , or connected to the input node of the latch circuit 217 ′, as shown in FIG.
- the input node of the internal receiver 212 ′ is connected to the output node Wo of the internal circuit 24 through the thick metal line, trace or plane 83 ′ as shown in FIG. 5K .
- the node P of the regulator or converter 41 can be connected to the sources of the PMOS transistors 2116 and 2118 of the memory cell 215 , the sources of the PMOS transistors 2112 and 2114 of the sense amplifier 214 and the sources of the PMOS transistors 2104 ′ and 2104 of the internal receiver 212 ′ through the above-mentioned power plane, bus or trace 81 , 811 or 812 , as shown in FIGS. 1B , 1 C, 2 B, 2 C, 3 B, 3 C and 3 D, over the passivation layer 5 .
- the above-mentioned power plane, bus or trace 81 , 811 or 812 may contain a patterned circuit layer over the patterned circuit layers 831 and/or 832 of the thick and wide signal trace, bus or plane 83 as shown in FIGS. 7B-7D .
- the thick and wide signal trace, bus or plane 83 as shown in FIGS. 7B-7D may contain a patterned circuit layer over that of the above-mentioned power plane, bus or trace 81 .
- the node Rs of the regulator or converter 41 can be connected to the sources of the NMOS transistors 2115 and 2117 of the memory cell 215 , the sources of the NMOS transistors 2111 and 2113 of the sense amplifier 214 and the sources of the NMOS transistors 2103 ′ and 2103 of the receiver circuit 212 ′ through the above-mentioned ground plane, bus or trace 82 or 821 , as shown in FIGS. 1C , 2 C and 3 C, over the passivation layer 5 .
- the above-mentioned ground plane, bus or trace 82 or 821 may contain a patterned circuit layer over the patterned circuit layers 831 and/or 832 of the thick and wide signal trace, bus or plane 83 as shown in FIGS. 7B-7D .
- the thick and wide signal trace, bus or plane 83 as shown in FIGS. 7B-7D may contain a patterned circuit layer over that of the above-mentioned ground plane, bus or trace 82 .
- the node P of the regulator or converter 41 can be connected to the sources of the PMOS transistors 2116 and 2118 of the memory cell 215 , the sources of the PMOS transistors 2112 and 2114 of the sense amplifier 214 , the sources of the PMOS transistors 2901 ′ and 2902 ′ of the latch circuit 217 ′ and the sources of the PMOS transistors 2104 ′ and 2104 of the internal receiver 212 ′ through the above-mentioned power plane, bus or trace 81 , 811 or 812 , as shown in FIGS. 1B , 1 C, 2 B, 2 C, 3 B, 3 C and 3 D, over the passivation layer 5 .
- the above-mentioned power plane, bus or trace 81 , 811 or 812 may contain a patterned circuit layer over the patterned circuit layers 831 and/or 832 of the thick and wide signal trace, bus or plane 83 as shown in FIGS. 7B-7D .
- the thick and wide signal trace, bus or plane 83 as shown in FIGS. 7B-7D may contain a patterned circuit layer over that of the above-mentioned power plane, bus or trace 81 .
- the node Rs of the regulator or converter 41 can be connected to the sources of the NMOS transistors 2115 and 2117 of the memory cell 215 , the sources of the NMOS transistors 2111 and 2113 of the sense amplifier 214 , the sources of the NMOS transistors 2903 ′ and 2904 ′ of the latch circuit 217 ′ and the sources of the NMOS transistors 2103 ′ and 2103 of the internal receiver 212 ′ through the above-mentioned ground plane, bus or trace 82 or 821 , as shown in FIGS. 1C , 2 C and 3 C, over the passivation layer 5 .
- the above-mentioned ground plane, bus or trace 82 or 821 may contain a patterned circuit layer over the patterned circuit layers 831 and/or 832 of the thick and wide signal trace, bus or plane 83 as shown in FIGS. 7B-7D .
- the thick and wide signal trace, bus or plane 83 as shown in FIGS. 7B-7D may contain a patterned circuit layer over that of the above-mentioned ground plane, bus or trace 82 .
- FIG. 5S shows a circuit design with an over-passivation metal bus, trace or line 83 connecting multiple analog circuits 21 , 22 , 23 and 24 .
- the design is similar to FIG. 5B except that the internal circuits 21 , 22 , 23 and 24 are analog circuits, or mixed-mode circuits comprising an analog circuit and a digital circuit.
- the thick metal bus, trace or line 83 over the passivation layer 5 connects the analog circuits 21 , 22 , 23 and 24 .
- An analog signal output from the output node Yo of the analog circuit 21 can be transmitted to the input node Ui′ of the internal circuit 22 through the fine-line metal structure 631 under the passivation layer 5 , then through the thick metal bus, trace or plane 83 over the passivation layer 5 , and then through the fine-line metal structures 632 a and 632 b under the passivation layer 5 .
- An analog signal output from the output node Yo of the analog circuit 21 can be transmitted to the input node Vi′ of the internal circuit 23 through the fine-line metal structure 631 under the passivation layer 5 , then through the thick metal bus, trace or plane 83 over the passivation layer 5 , and then through the fine-line metal structures 632 a and 632 c under the passivation layer 5 .
- An analog signal output from the output node Yo of the analog circuit 21 can be transmitted to the input node Wi′ of the internal circuit 24 through the fine-line metal structure 631 under the passivation layer 5 , then through the thick metal bus, trace or plane 83 over the passivation layer 5 , and then through the fine-line metal structure 634 under the passivation layer 5 .
- the analog circuits 21 , 22 , 23 and 24 can be an operational amplifier, amplifier, pre-amplifier, a power amplifier, an analog to digital (A/D) converter, a digital to analog (D/A) converter, a pulse reshaping circuit, a switched capacitor filter, a RC filter, or other kind of analog circuits.
- FIG. 5T shows a case where the internal circuit 21 in FIG. 5S is an operational amplifier 218 with an output node Yo connected to the metal interconnection lines or traces 83 over the passivation layer 5 .
- the operational amplifier 218 is designed based on a CMOS technology, referring to “CMOS Digital Circuit Technology” by M. Shoji, published by Prentice-Hall, Inc, New Jersey in 1987.
- Differential analog signals can be input into two input nodes Yi+ and Yi-of a differential circuit 219 provided in the operational amplifier 218 and with two n-MOS transistors 2125 and 2127 and two p-MOS transistors 2126 and 2128 , wherein the input nodes Yi+ and Yi ⁇ are connected to the gates of the p-MOS transistors 2128 and 2126 , respectively.
- the sources of the p-MOS transistors 2126 and 2128 are connected to a drain of a p-MOS transistor 2132 that is controlled by a voltage at the node 2138 determined by resistance of a resistor 2134 .
- the output of the differential circuit 219 at the drains of the n-channel MOS transistor 2127 and the p-channel MOS transistor 2128 is connected to a gate of an n-channel MOS transistor 2135 and to a top electrode 21331 of the capacitor 2133 .
- An output node Yo is at a bottom electrode 21332 of the capacitor 2133 , at the drain of the n-channel MOS transistor 2135 , and at a drain of the p-channel MOS transistor 2136 .
- the p-MOS transistor 2136 is controlled by a voltage at the node 2138 determined by resistance of a resistor 2134 .
- the capacitor 2133 are often used for an analog circuit, and are usually formed by a MOS capacitor (using the poly gate and the silicon substrate as two electrodes of the capacitor 2133 ), or a poly-to-poly capacitor (using a first poly silicon and a second poly silicon as two electrodes of the capacitor 2133 ).
- the capacitor 2133 may have a function to reduce a noise input from the input nodes Yi+ and Yi ⁇ .
- the resistor 2134 is also often used for an analog circuit, and is usually provided by an impurity-doped diffusion area with doping density of 10 15 -10 17 /cm 3 , such as n well or p well, or of 10 19 -10 21 /cm 3 , such as N + diffusion or P + diffusion, in the silicon substrate, and/or an impurity-doped poly silicon.
- the circuit shown in FIG. 5T can output a voltage Yo proportionally amplifying the differential value of the input voltages Yi+ and Yi ⁇ .
- the thick metal bus, trace or plane 83 and 83 ′ illustrated in FIGS. 5B-5Z can be realized by forming the circuit metal layers 831 and/or 832 and the polymer layers 95 , 98 and/or 99 shown in FIGS. 7B-7D , or by forming the circuit metal layers 801 and/or 802 and the polymer layers 95 , 97 , 98 and/or 99 shown in FIGS. 15A-21K .
- the technology of forming the coarse metal conductor provides other advantages for the IC chip.
- the technology of manufacturing the coarse trace, bus or plane 83 or 83 ′ over the passivation layer 5 may comprises gold, copper, silver, palladium, rhodium, platinum, ruthenium, or nickel.
- Various kinds of contacting structures such as solder bumps, solder pads, solder balls, Au bumps, gold pads, Pd pads, Al pads, or wire bonding pads can be formed on the coarse trace, bus or plane 83 to connect the IC chip to an external circuitry easily.
- solder bumps, solder pads, solder balls, Au bumps, gold pads, Pd pads, Al pads, or wire bonding pads can be formed on the coarse trace, bus or plane 83 to connect the IC chip to an external circuitry easily.
- the thick metal trace, bus or plane 83 over the passivation layer 5 are used to transport signals input to or output from the internal circuits 21 , 22 , 23 or 24 .
- the internal circuits 21 , 22 , 23 or 24 are not connected to an external circuit through the thick metal trace, bus or plane 83 over the passivation layer 5 .
- an IC chip may be connected to and communicated with an external circuit. When a signal is transmitted to external circuits or components, some off-chip circuitry is required to (1) drive the large current load of external circuits, parasitics or components, (2) detect noisy signals from the external circuits or components, and (3) prevent the internal circuits from being damaged by the surge electrical stimulus from external circuits or components.
- FIGS. 8B , 9 B and 10 B depict a schematic architecture according to a third preferred embodiment of the present invention.
- FIG. 8B shows a circuit diagram according to a third preferred embodiment of the present invention.
- FIG. 9B shows a top view realizing the circuit diagram of FIG. 8B .
- FIG. 10B shows a cross-sectional view realizing the circuit diagram of FIG. 8B .
- the off-chip I/O circuit 42 is connected to the output node of the internal circuit 21 and to the input nodes of the internal circuits 22 , 23 and 24 .
- a metal bump 89 for being connected to an external circuit may be formed on a redistributed pad 8310 .
- the redistributed metal trace 83 r over the passivation layer 5 connects the redistributed pad 8310 to the original pad 6390 exposed by an opening 539 in the passivation layer 5 , wherein the position of the redistributed pad 8310 from a top perspective view is different from that of the original pad 6390 .
- the original pad 6390 is connected to the I/O circuit 42 and to the ESD circuit 43 .
- a signal may be transmitted from the internal circuit 21 to an external circuitry through the thick metal bus, trace or plane 83 , then through the off-chip I/O circuit 42 , and then through the thick metal bus, trace or plane 83 r ; a signal may be transmitted from an external circuit to the internal circuits 22 , 23 and/or 24 through the thick metal traces, buses or plane 83 r , through the off-chip I/O circuit 42 and then through the thick metal bus, trace or plane 83 ; a signal may be transmitted from the internal circuit 21 to the internal circuits 22 , 23 and/or 24 through the thick metal bus, trace or plane 83 .
- the shape of the openings 531 , 532 , 534 and 539 ′ from a top perspective view may be round, square, rectangular or polygon. If the openings 531 , 532 , 534 and 539 ′ are round, the openings 531 , 532 and 534 may have a diameter of between 0.1 and 200 microns, between 1 and 100 microns, or, preferably, between 0.1 and 30 microns. If the openings 531 , 532 and 534 are square, the openings 531 , 532 and 534 may have a width of between 0.1 and 200 microns, between 1 and 100 microns, or, preferably, between 0.1 and 30 microns.
- the openings 531 , 532 and 534 may have a width of between 0.1 and 200 microns, between 1 and 100 microns, or, preferably, between 0.1 and 30 microns, and a length of between 1 micron and 1 centimeter. If the openings 531 , 532 and 534 are polygon having more than five sides, the openings 531 , 532 and 534 have a greatest diagonal length of between 0.1 and 200 microns, between 1 and 100 microns, or, preferably, between 0.1 and 30 microns.
- the openings 531 , 532 and 534 have a greatest transverse dimension of between 0.1 and 200 microns, between 1 and 100 microns, or, preferably, between 0.1 and 30 microns.
- the openings 531 , 532 and 534 have a width of between 0.1 and 30 microns, with the lower portion of the openings 9531 , 9532 and 9514 in the polymer layer 95 having a width of between 20 and 100 microns.
- the element 42 may be an off-chip receiver.
- the off-chip receiver 42 is connected to the input nodes of the internal circuits 21 , 22 , 23 and 24 through the thick metal bus, trace or plane 83 .
- the element 42 may be an off-chip driver.
- the off-chip driver 42 is connected only to the output nodes of the internal circuits 21 , 22 , 23 and 24 through the thick metal bus, trace or plane 83 .
- FIGS. 8B and 8C show a simplified circuitry diagram where a thick metal trace 83 over a passivation layer 5 connects an off-chip I/O circuit 42 , such as external driver or external receiver, and internal circuits 21 , 22 , 23 and 24 .
- FIG. 9B shows a top view of a semiconductor chip realizing the circuitry shown in FIGS. 8B and 8C , wherein coarse traces 83 and 83 r shown in FIG. 9B mean the traces formed over the passivation layer 5 , and fine traces 69 , 632 a , 632 b and 632 c shown in FIG. 9B mean the traces formed under the passivation layer 5 .
- FIG. 9B shows a top view of a semiconductor chip realizing the circuitry shown in FIGS. 8B and 8C , wherein coarse traces 83 and 83 r shown in FIG. 9B mean the traces formed over the passivation layer 5 , and fine traces 69 , 632 a ,
- FIGS. 8B , 9 B, 10 B, 10 C, 10 D and 10 E show the circuitry architecture of the invention using the two hierarchies of the fine-line IC metal structures 639 , 639 ′, 631 , 632 , 634 and 69 under the passivation layer 5 and the coarse metal traces 83 , 831 , 832 and 83 r over the passivation layer 5 , with the consideration of whole chip design of the internal and external circuit connection.
- the internal circuit 21 may output a signal to other internal circuits 22 , 23 and 24 through the thick metal bus, trace or plane 83 over the passivation layer 5 , as described in FIGS. 5B-5J and 5 S- 5 T, and, besides, the internal circuit 21 may output a signal to an external circuit through, in sequence, the fine-line metal trace 631 under the passivation layer 5 , the thick metal trace 83 over the passivation layer 5 , the fine-line metal trace 639 ′ under the passivation layer 5 , the I/O circuit 42 , such as external driver, the fine-line metal trace 69 under the passivation layer 5 , the redistributed trace 83 r over the passivation layer 5 and the metal bump 89 on the redistributed trace 83 r.
- a signal output from the internal circuit 24 may be transmitted to the internal circuit 21 through the thick metal bus, trace or plane 83 ′ over the passivation layer 5 , as described in FIGS. 5K-5R , and, besides, a signal output from an external circuit may be transmitted to the internal circuit 21 through the metal bump 89 , the redistributed trace 83 r , the fine-line metal trace 69 under the passivation layer 5 , the I/O circuit 42 , such as external receiver, the fine-line metal trace 639 ′ under the passivation layer 5 , the thick metal bus, trace or plane 83 ′ over the passivation layer 5 and the fine-line metal trace 631 ′ under the passivation layer 5 .
- a signal output from the internal circuit 24 may be transmitted to the internal circuit 22 through the thick metal bus, trace or plane 83 ′ over the passivation layer 5 , as described in FIGS. 5K-5R , and, besides, a signal output from an external circuit may be transmitted to the internal circuit 22 through the metal bump 89 , the redistributed trace 83 r , the fine-line metal trace 69 under the passivation layer 5 , the I/O circuit 42 , such as external receiver, the fine-line metal trace 639 ′ under the passivation layer 5 , the thick metal bus, trace or plane 83 ′ over the passivation layer 5 , the fine-line metal trace 632 a ′ and 632 b ′ under the passivation layer 5 .
- a signal output from the internal circuit 24 may be transmitted to the internal circuit 23 through the thick metal bus, trace or plane 83 ′ over the passivation layer 5 , as described in FIGS. 5K-5R , and, besides, a signal output from an external circuit may be transmitted to the internal circuit 23 through the metal bump 89 , the redistributed trace 83 r , the fine-line metal trace 69 under the passivation layer 5 , the I/O circuit 42 , such as external receiver, the fine-line metal trace 639 ′ under the passivation layer 5 , the thick metal bus, trace or plane 83 ′ over the passivation layer 5 , the fine-line metal trace 632 a ′ and 632 c ′ under the passivation layer 5 .
- a signal transmitted through the thick metal bus, trace or plane 83 or 83 ′ over the passivation layer 5 in the internal scheme 200 can be transmitted to or from the external circuit (not shown) through an off-chip scheme 40 including an I/O circuit 42 , such external driver or receiver 42 , and an ESD (electro static discharge) circuit 43 .
- the ESD circuit 43 is connected in parallel with the I/O circuit 42 through the trace 69 under the passivation layer 5 .
- the redistributed metal trace 83 r can be used for redistribution of the IC fine-line metal (I/O) pads 6390 in FIG.
- the redistributed metal line, trace or plane 83 r can be formed during forming the over-passivation interconnection scheme 83 .
- the off-chip circuitry 40 for being connected to the external circuitry may include an ESD circuit 43 , composed of two diodes 4331 and 4332 , and an I/O circuit 42 .
- the I/O circuit 42 may be an off-chip driver 421 , as shown in FIG. 11A , in application to the circuit architecture shown in FIG. 8B , having an input node F connected to the internal circuits 20 through the thick and wide circuit trace 83 , and an output node E connected, in parallel with the ESD circuit 43 , to the metal bump 89 .
- FIG. 11A shows an example of a two-stage cascade off-chip driver 421 , CMOS cascade driver.
- the cascade driver may comprise several stages of inverters.
- the off-chip driver 421 may include two inverters 421 ′ and 421′′, wherein the inverter 421 ′ is composed of an NMOS device 4201 and a PMOS device 4202 , and the inverter 421 ′′ is composed of an NMOS device 4203 and a PMOS device 4204 .
- the gates of the PMOS device 4202 and the NMOS device 4201 serve as the input node F, and 4 the drains of the PMOS device 4204 and the NMOS device 4203 serve as the output node E.
- the drains of the PMOS device 4202 and the NMOS device 4201 are connected to the gates of the PMOS device 4204 and the NMOS device 4203 .
- the above-mentioned power plane, bus or trace 81 , 811 or 812 can connect the node P of the regulator or converter 41 and the sources of the PMOS devices 4202 and 4204 .
- the above-mentioned power plane, bus or trace 81 , 811 or 812 may contain a patterned circuit layer over the patterned circuit layers 831 and/or 832 of the thick and wide signal trace, bus or plane 83 as shown in FIGS. 10B-10D and 10 G.
- the thick and wide signal trace, bus or plane 83 as shown in FIGS.
- 10B-10D and 10 G may contain a patterned circuit layer over that of the above-mentioned power plane, bus or trace 81 .
- the above-mentioned ground plane, bus or trace 82 or 821 as shown in FIGS. 1C , 2 C and 3 C, over the passivation layer 5 can connect the node Rs of the regulator or converter 41 and the sources of the NMOS devices 4201 and 4203 .
- the above-mentioned ground plane, bus or trace 82 or 821 may contain a patterned circuit layer over the patterned circuit layers 831 and/or 832 of the thick and wide signal trace, bus or plane 83 as shown in FIGS. 10B-10E and 10 G.
- the thick and wide signal trace, bus or plane 83 as shown in FIGS. 10B-10E and 10 G may contain a patterned circuit layer over that of the above-mentioned ground plane, bus or trace 82 .
- the first stage 421 ′ of the off-chip driver in FIG. 11A is an inverter with the NMOS device 4201 having a ratio of a physical channel width thereof to a physical channel length thereof greater than those of all NMOS devices in the internal circuits 20 connected to the input node F of the off-chip driver 421 , and with the PMOS device 4202 having a ratio of a physical channel width thereof to a physical channel length thereof greater than those of all PMOS devices in the internal circuits 20 connected to the input node F of the off-chip driver 421 .
- the NMOS transistor 4203 may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 20 to 20,000, and preferably ranging from 30 to 300.
- the PMOS transistor 4204 may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 40 to 40,000, and preferably ranging from 60 to 600.
- the output current of an off-chip driver 421 is proportional to the number of stages and the size (W/L, MOS transistor's channel width to length ratio, more precisely, the MOS effective channel width to effective channel length ratio) of transistors used in each stage of the off-chip driver.
- the off-chip driver 421 may output a driving current of between 5 mA and 5 A and, preferably, between 10 mA and 100 mA.
- the off-chip driver 421 shown in FIG. 11A is applied to the circuit architecture shown in FIG. 8B for a power management chip
- the NMOS transistor 4203 of the off-chip driver 421 may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 2,000 to 200,000, and preferably ranging from 2,000 to 20,000.
- the PMOS transistor 4204 may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 4,000 to 400,000, and preferably ranging from 4,000 to 40,000.
- the off-chip driver 421 may output a driving current of between 500 mA and 50 A and, preferably, between 500 mA and 5 A.
- the I/O circuit 42 may be an off-chip receiver 422 , as shown in FIG. 11B , in application to the circuit architecture shown in FIG. 8C , having an output node F connected to the internal circuits 21 , 22 and 23 through the thick and wide circuit trace 83 , and an input node E connected, in parallel with the ESD circuit 43 , to the metal bump 89 .
- FIG. 11B shows an example of a two-stage cascade off-chip receiver 422 , CMOS cascade receiver.
- the off-chip receiver 422 may receive a signal from an external circuitry through the metal bump 89 and output an amplified signal to the internal circuits 21 , 22 and 23 through the thick and wide trace or bus 83 ′.
- the first stage 422 ′, close to the external circuitry, of the off-chip receiver 422 is an inverter having an NMOS device 4205 and a PMOS device 4206 with a size designed to detect a noisy external signal.
- the first stage receives a noisy signal at point E from the external circuits or components, such as signal from another chip.
- the second stage 422 ′′ of the off-chip receiver 422 is also an inverter except that it is formed by a larger size of NMOS device 4207 and PMOS device 4208 .
- the second stage of the inverter is used to restore the integrity of the noisy external signal for the internal circuit.
- the gates of the PMOS device 4205 and the NMOS device 4206 serve as the input node E, and the drains of the PMOS device 4208 and the NMOS device 4207 serve as the output node F.
- the drains of the PMOS device 4206 and the NMOS device 4205 are connected to the gates of the PMOS device 4208 and the NMOS device 4207 .
- the above-mentioned power plane, bus or trace 81 , 811 or 812 can connect the node P of the regulator or converter 41 and the sources of the PMOS devices 4206 and 4208 .
- the above-mentioned power plane, bus or trace 81 , 811 or 812 may contain a patterned circuit layer over the patterned circuit layers 831 and/or 832 of the thick and wide signal trace, bus or plane 83 as shown in FIGS. 10B-10D and 10 G.
- the thick and wide signal trace, bus or plane 83 as shown in FIGS.
- 10B-10D and 10 G may contain a patterned circuit layer over that of the above-mentioned power plane, bus or trace 81 .
- the above-mentioned ground plane, bus or trace 82 or 821 as shown in FIGS. 1C , 2 C and 3 C, over the passivation layer 5 can connect the node Rs of the regulator or converter 41 and the sources of the NMOS devices 4205 and 4207 .
- the above-mentioned ground plane, bus or trace 82 or 821 may contain a patterned circuit layer over the patterned circuit layers 831 and/or 832 of the thick and wide signal trace, bus or plane 83 as shown in FIGS. 10B-10E and 10 G.
- the thick and wide signal trace, bus or plane 83 as shown in FIGS. 10B-10E and 10 G may contain a patterned circuit layer over that of the above-mentioned ground plane, bus or trace 82 .
- the first stage 422 ′ of the off-chip receiver in FIG. 1B is an inverter with the NMOS device 4205 having a ratio of a physical channel width thereof to a physical channel length thereof greater than those of all NMOS devices in the internal circuits 20 connected to the output node F of the off-chip receiver 422 , and with the PMOS device 4206 having a ratio of a physical channel width thereof to a physical channel length thereof greater than those of all PMOS devices in the internal circuits 20 connected to the output node F of the off-chip receiver 422 .
- the NMOS transistor 4207 may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 10 to 20,000, and preferably ranging from 10 to 300.
- the PMOS transistor 4208 may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 20 to 40,000, and preferably ranging from 20 to 600.
- the off-chip receiver 422 may output a driving current of between 2 mA and 5 A and, preferably, between 3 mA and 100 mA.
- the NMOS transistor 4207 of the off-chip receiver 422 may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 10 to 20,000, and preferably ranging from 10 to 300.
- the PMOS transistor 4208 may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 20 to 40,000, and preferably ranging from 20 to 600.
- the off-chip receiver 422 may output a driving current of between 150 mA and 50 A and, preferably, between 150 mA and 5 A.
- the I/O circuit 42 may be a tri-state buffer 423 , as shown in FIG. 11C , in application to the circuit architecture shown in FIG. 8B , having an input node F connected to the internal circuits 20 through the thick and wide circuit trace 83 , and an output node E, in parallel with the ESD circuit 43 , connected to the metal bump 89 .
- FIG. 11C shows an example of an off-chip tri-state buffer 423 ; as an off-chip driver, a common design in IC chips to allow multiple logic gates to drive the same output, such as a bus.
- the tri-state buffer 423 serving as an off-chip driver, may include two PMOS devices 4210 and 4212 and two NMOS devices 4209 and 4211 .
- the gates of the PMOS device 4210 and the NMOS device 4209 serve as the input node F, and the drains of the PMOS device 4212 and the NMOS device 4211 serve as the output node E.
- the drain of the PMOS device 4210 is connected to the source of the PMOS device 4212 .
- the drain of the NMOS device 4209 is connected to the source of the NMOS device 4211 .
- the tri-state buffer 423 may have a switch function controlled by an Enable signal transmitted to the gate of the NMOS device 4211 and an Enable(bar) signal transmitted to the gate of the PMOS device 4212 .
- the off-chip tri-state buffer in FIG. 11C can be viewed as a gated inverter.
- the off-chip tri-state buffer When the enabling signal En is high ( En is low), the off-chip tri-state buffer outputs a signal to an external circuit. When the signal En is set at low ( En is high), no signal will be output to an external circuit.
- the off-chip tri-state buffer 423 is set to drive the external data bus.
- the above-mentioned power plane, bus or trace 81 , 811 or 812 can connect the node P of the regulator or converter 41 and the source of the PMOS device 4210 .
- the above-mentioned power plane, bus or trace 81 , 811 or 812 may contain a patterned circuit layer over the patterned circuit layers 831 and/or 832 of the thick and wide signal trace, bus or plane 83 as shown in FIGS. 10B-10D and 10 G.
- the thick and wide signal trace, bus or plane 83 as shown in FIGS.
- 10B-10D and 10 G may contain a patterned circuit layer over that of the above-mentioned power plane, bus or trace 81 .
- the above-mentioned ground plane, bus or trace 82 or 821 as shown in FIGS. 1C , 2 C and 3 C, over the passivation layer 5 can connect the node Rs of the regulator or converter 41 and the source of the NMOS device 4209 .
- the above-mentioned ground plane, bus or trace 82 or 821 may contain a patterned circuit layer over the patterned circuit layers 831 and/or 832 of the thick and wide signal trace, bus or plane 83 as shown in FIGS. 10B-10E and 10 G.
- the thick and wide signal trace, bus or plane 83 as shown in FIGS. 10B-10E and 10 G may contain a patterned circuit layer over that of the above-mentioned ground plane, bus or trace 82 .
- the NMOS transistors 4209 and 4211 may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 20 to 20,000, and preferably ranging from 30 to 300.
- the PMOS transistors 4210 and 4212 may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 40 to 40,000, and preferably ranging from 60 to 600.
- the tri-state buffer 423 may output a driving current of between 5 mA and 5 A and, preferably, between 10 mA and 100 mA.
- the NMOS transistors 4209 and 4211 of the tri-state buffer 423 may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 2,000 to 200,000, and preferably ranging from 2,000 to 20,000.
- the PMOS transistors 4210 and 4212 may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 4,000 to 400,000, and preferably ranging from 4,000 to 40,000.
- the tri-state buffer 423 may output a driving current of between 500 mA and 50 A and, preferably, between 500 mA and 5 A.
- the I/O circuit 42 may be a tri-state buffer 423 , as shown in FIG. 11E , in application to the circuit architecture shown in FIG. 8C , having an output node F connected to the internal circuits 21 , 22 and 23 through the thick and wide circuit trace 83 ′, and an input node E, in parallel with the ESD circuit 43 , connected to the metal bump 89 .
- FIG. 11E shows an example of an off-chip tri-state buffer 423 , as an off-chip receiver.
- the tri-state buffer 423 serving as an off-chip receiver, may include two PMOS devices 4210 and 4212 and two NMOS devices 4209 and 4211 .
- the gates of the PMOS device 4210 and the NMOS device 4209 serve as the input node E, and the drains of the PMOS device 4212 and the NMOS device 4211 serve as the output node F.
- the drain of the PMOS device 4210 is connected to the source of the PMOS device 4212 .
- the drain of the NMOS device 4209 is connected to the source of the NMOS device 4211 .
- the tri-state buffer 423 may have a switch function controlled by an Enable signal transmitted to the gate of the NMOS device 4211 and an Enable(bar) signal transmitted to the gate of the PMOS device 4212 .
- the enabling signal En When the enabling signal En is high ( En is low), the off-chip tri-state buffer outputs a signal to the internal circuits 20 .
- the signal En is set at low ( En is high), no signal will be output to the internal circuits 20 .
- the above-mentioned power plane, bus or trace 81 , 811 or 812 can connect the node P of the regulator or converter 41 and the source of the PMOS device 4210 .
- the above-mentioned power plane, bus or trace 81 , 811 or 812 may contain a patterned circuit layer over the patterned circuit layers 831 and/or 832 of the thick and wide signal trace, bus or plane 83 as shown in FIGS. 10B-10D and 10 G.
- the thick and wide signal trace, bus or plane 83 as shown in FIGS.
- 10B-10D and 10 G may contain a patterned circuit layer over that of the above-mentioned power plane, bus or trace 81 .
- the above-mentioned ground plane, bus or trace 82 or 821 as shown in FIGS. 1C , 2 C and 3 C, over the passivation layer 5 can connect the node Rs of the regulator or converter 41 and the source of the NMOS device 4209 .
- the above-mentioned ground plane, bus or trace 82 or 821 may contain a patterned circuit layer over the patterned circuit layers 831 and/or 832 of the thick and wide signal trace, bus or plane 83 as shown in FIGS. 10B-10E and 10 G.
- the thick and wide signal trace, bus or plane 83 as shown in FIGS. 10B-10E and 10 G may contain a patterned circuit layer over that of the above-mentioned ground plane, bus or trace 82 .
- the NMOS transistors 4209 and 4211 may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 20 to 20,000, and preferably ranging from 30 to 300.
- the PMOS transistors 4210 and 4212 may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 40 to 40,000, and preferably ranging from 60 to 600.
- the tri-state buffer 423 may output a driving current of between 5 mA and 5 A and, preferably, between 10 mA and 100 mA.
- the NMOS transistors 4209 and 4211 of the tri-state buffer 423 may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 2,000 to 200,000, and preferably ranging from 2,000 to 20,000.
- the PMOS transistors 4210 and 4212 may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 4,000 to 400,000, and preferably ranging from 4,000 to 40,000.
- the tri-state buffer 423 may output a driving current of between 500 mA and 50 A and, preferably, between 500 mA and 5 A.
- CMOS level signals There may be various off-chip input and output buffers. The above examples are for the CMOS level signals. If the external signal is a transistor-transistor logic (TTL) level, a CMOS/TTL buffer is required. If the external signal is an emitter coupled logic (ECL) level, a CMOS/ECL interface buffer is required.
- TTL transistor-transistor logic
- ECL emitter coupled logic
- One or more stages of inverters can be added between the internal circuits 20 and the off-chip tri-state buffer 423 serving as an off-chip driver as shown in FIG. 11C or as an off-chip receiver as shown in FIG. 11E .
- the off-chip I/O circuit 42 may be an off-chip driver 421 composed of a first level of inverter 421 ′ and a second level of inverters 421 ′′, as shown in FIG. 11D , in application to the circuit architecture shown in FIG. 8B , wherein the first level of inverter 421 ′ is connected in series to the second level of inverters 421 ′′, and the second level of inverters 421 ′′ are connected in parallel with one another to the first level of inverter 421 ′.
- FIG. 8E shows a circuitry diagram with the off-driver 421 of FIG. 11D applied to the circuit architecture shown in FIG. 8C .
- FIG. 9C shows a top perspective view realizing the circuit diagram of FIG.
- FIG. 10H shows a chip structure realizing the circuit diagram of FIG. 8E .
- the off-chip driver 421 has an input node F connected to the internal circuits 20 through the thick and wide circuit trace 83 , and an output node E connected, in parallel with the ESD circuit 43 , to the metal bump 89 .
- the gates of the PMOS device and the NMOS device in the first level of inverter 421 ′ serve as the input node F, and the drains of the PMOS devices and the NMOS devices in the second level of inverters 421 ′′ serve as the output node E.
- the drains of the PMOS device and the NMOS device in the first level of inverter 421 ′ are connected to the gates of the PMOS devices and the NMOS devices in the second level of inverters 421 ′′ through a thick and wide metal trace or bus 83 s over the passivation layer 5 .
- the drains of the PMOS devices and the NMOS devices in the second level of inverters 421 ′′ are connected to the metal bump 89 through a thick and wide metal trace or bus 83 r over the passivation layer 5 .
- a patterned circuit layer 831 formed on the polymer layer 95 such as polyimide, having a thickness of between 2 and 30 micrometers may be composed of the thick and wide metal traces or buses 83 r , 83 s and 83 , that is, the thick and wide metal traces or buses 83 r , 83 s and 83 may be formed at the same time, as shown in FIG. 10H .
- multiple patterned circuit layers and multiple polymer layers may be formed over the passivation layer 5 , one of the polymer layers is between neighboring two of the patterned circuit layers.
- the thick and wide metal traces or buses 83 s may be formed in the lower one of the patterned circuit layers, and the thick and wide metal traces or buses 83 s may be formed in the upper one of the patterned circuit layers and over the thick and wide metal traces or buses 83 s .
- the thick and wide metal traces or buses 83 may have a portion in the lower one of the patterned circuit layers and another portion in the upper one of the patterned circuit layers.
- the above-mentioned power plane, bus or trace 81 , 811 or 812 can connect the node P of the regulator or converter 41 to the source of the PMOS device in the first level of inverter 421 ′ and to the sources of the PMOS devices in the second level of inverter 421 ′′.
- the above-mentioned power plane, bus or trace 81 , 811 or 812 may contain a patterned circuit layer over the patterned circuit layer 831 of the thick and wide signal trace, bus or plane 83 as shown in FIG. 10H .
- the thick and wide signal trace, bus or plane 83 as shown in FIG. 10H may contain a patterned circuit layer over that of the above-mentioned power plane, bus or trace 81 .
- the above-mentioned ground plane, bus or trace 82 or 821 , as shown in FIGS. 1C , 2 C and 3 C, over the passivation layer 5 can connect the node Rs of the regulator or converter 41 , the source of the NMOS device in the first level of inverter 421 ′, and the sources of the NMOS devices in the second level of inverters 421 ′′.
- the above-mentioned ground plane, bus or trace 82 or 821 may contain a patterned circuit layer over the patterned circuit layer 831 of the thick and wide signal trace, bus or plane 83 as shown in FIG. 10H .
- the thick and wide signal trace, bus or plane 83 as shown in FIG. 10H may contain a patterned circuit layer over that of the above-mentioned ground plane, bus or trace 82 .
- Each of the NMOS transistors in the second level of inverters 421 ′′ may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 20 to 20,000, and preferably ranging from 30 to 300, greater than that of NMOS transistor in the first level inverter 421 ′ by between 1.5 times and 5 times, and preferably by natural exponential times.
- Each of the PMOS transistors in the second level of inverters 421 ′′ may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 40 to 40,000, and preferably ranging from 60 to 600, greater than that of PMOS transistor in the first level inverter 421 ′ by between 1.5 times and 5 times, and preferably by natural exponential times.
- the off-chip driver 421 may output a driving current of between 5 mA and 5 A and, preferably, between 10 mA and 100 mA to an external circuit through the metal bump 89 .
- each of the NMOS transistors in the second level of inverters 421 ′′ may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 2,000 to 200,000, and preferably ranging from 2,000 to 20,000.
- Each of the PMOS transistors in the second level of inverters 421 ′′ may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 4,000 to 400,000, and preferably ranging from 4,000 to 40,000.
- the off-chip driver 421 may output a driving current of between 500 mA and 50 A and, preferably, between 500 mA and 5 A to an external circuit through the metal bump 89 .
- the off-chip I/O circuit 42 may be an off-chip driver 421 composed of a first level of inverter 421 ′, a second level of inverters 421 ′′, a third level of inverter 421 ′′′ and a fourth level of inverter 421 ′′′, as shown in FIG. 11G , in application to the circuit architecture shown in FIG. 8B , wherein the first level of inverter 421 ′ is connected in series to the second level of inverters 421 ′′, the second level of inverter 421 ′′ is connected in series to the third level of inverters 421 ′′′, and the third level of inverter 421 ′ is connected in series to the fourth level of inverters 421 ′′′′.
- FIG. 8F shows a circuitry diagram with the off-driver 421 of FIG. 11G applied to the circuit architecture shown in FIG. 8C .
- FIG. 9D shows a top perspective view realizing the circuit diagram of FIG. 8F .
- FIG. 10I shows a chip structure realizing the circuit diagram of FIG. 8F .
- the off-chip driver 421 has an input node F connected to the internal circuits 20 through the thick and wide circuit trace 83 , and an output node E connected, in parallel with the ESD circuit 43 , to the metal bump 89 .
- the gates of the PMOS device and the NMOS device in the first level of inverter 421 ′ serve as the input node F
- the drains of the PMOS device and the NMOS device in the fourth level of inverter 421 ′′′′ serve as the output node E.
- the drains of the PMOS device and the NMOS device in the first level of inverter 421 ′ are connected to the gates of the PMOS device and the NMOS device in the second level of inverter 421 ′′ through a fine-line metal trace or bus under the passivation layer 5 .
- the drains of the PMOS device and the NMOS device in the second level of inverter 421 ′′ are connected to the gates of the PMOS device and the NMOS device in the third level of inverter 421 ′′′ through a fine-line metal trace or bus under the passivation layer 5 .
- the drains of the PMOS device and the NMOS device in the third level of inverter 421 ′′′ are connected to the gates of the PMOS device and the NMOS device in the fourth level of inverter 421 ′′′′ through a fine-line metal trace or bus under the passivation layer 5 .
- a patterned circuit layer 831 formed on the polymer layer 95 such as polyimide, having a thickness of between 2 and 30 micrometers may be composed of the thick and wide metal traces or buses 83 r and 83 , that is, the thick and wide metal traces or buses 83 r and 83 may be formed at the same time, as shown in FIG. 10I .
- the above-mentioned power plane, bus or trace 81 , 811 or 812 as shown in FIGS. 1B , 1 C, 2 B, 2 C, 3 B, 3 C and 3 D, over the passivation layer 5 can connect the node P of the regulator or converter 41 to the source of the PMOS device in the first level of inverter 421 ′, to the source of the PMOS device in the second level of inverter 421 ′′, to the source of the PMOS device in the third level of inverter 421 ′′′ and to the source of the PMOS device in the fourth level of inverter 421 ′′′′.
- the above-mentioned power plane, bus or trace 81 , 811 or 812 may contain a patterned circuit layer over the patterned circuit layer 831 of the thick and wide signal trace, bus or plane 83 as shown in FIG. 10I .
- the thick and wide signal trace, bus or plane 83 as shown in FIG. 10I may contain a patterned circuit layer over that of the above-mentioned power plane, bus or trace 81 .
- the above-mentioned ground plane, bus or trace 82 or 821 as shown in FIGS.
- the above-mentioned ground plane, bus or trace 82 or 821 may contain a patterned circuit layer over the patterned circuit layer 831 of the thick and wide signal trace, bus or plane 83 as shown in FIG. 10I .
- the thick and wide signal trace, bus or plane 83 as shown in FIG. 10I may contain a patterned circuit layer over that of the above-mentioned ground plane, bus or trace 82 .
- the NMOS transistor in the fourth level of inverter 421 ′′′′ may have a ratio of a physical channel width thereof to a physical channel length thereof greater than that of the NMOS transistor in the third level of inverter 421 ′′′ by between 1.5 and 5 times, and preferably by natural exponential times, that is greater than that of the NMOS transistor in the second level of inverter 421 ′′ by between 1.5 and 5 times, and preferably by natural exponential times, that is greater than that of the NMOS transistor in the first level of inverter 421 ′ by between 1.5 and 5 times, and preferably by natural exponential times.
- the PMOS transistor in the fourth level of inverter 421 ′′′′ may have a ratio of a physical channel width thereof to a physical channel length thereof greater than that of the PMOS transistor in the third level of inverter 421 ′′′ by between 1.5 and 5 times, and preferably by natural exponential times, that is greater than that of the PMOS transistor in the second level of inverter 421 ′′ by between 1.5 and 5 times, and preferably by natural exponential times, that is greater than that of the PMOS transistor in the first level of inverter 421 ′ by between 1.5 and 5 times, and preferably by natural exponential times.
- the off-chip driver 421 may output a driving current of between 5 mA and 5 A and, preferably, between 10 mA and 100 mA to an external circuit through the metal bump 89 .
- the NMOS transistor in the fourth level of inverter 421 ′′′′ may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 20 to 20,000, and preferably ranging from 30 to 300.
- the PMOS transistor in the fourth level of inverter 421 ′′′′ may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 40 to 40,000, and preferably ranging from 60 to 600.
- the NMOS transistor in the third level of inverter 421 ′′′ may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 7 to 7,000, and preferably ranging from 10 to 100.
- the PMOS transistor in the third level of inverter 421 ′′′ may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 13 to 13,000, and preferably ranging from 20 to 200.
- the NMOS transistor in the second level of inverter 421 ′′ may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 2 to 2,000, and preferably ranging from 3 to 30.
- the PMOS transistor in the second level of inverter 421 ′′ may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 4 to 4,000, and preferably ranging from 6 to 70.
- the NMOS transistor in the fourth level of inverter 421 ′′′′ may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 2,000 to 200,000, and preferably ranging from 2,000 to 20,000.
- the PMOS transistor in the fourth level of inverter 421 ′′′′ may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 4,000 to 400,000, and preferably ranging from 4,000 to 40,000.
- the NMOS transistor in the third level of inverter 421 ′′′ may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 700 to 70,000, and preferably ranging from 700 to 7,000.
- the PMOS transistor in the third level of inverter 421 ′′′ may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 1,300 to 130,000, and preferably ranging from 1,300 to 13,000.
- the NMOS transistor in the second level of inverter 421 ′′ may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 230 to 23,000, and preferably ranging from 230 to 2,300.
- the PMOS transistor in the second level of inverter 421 ′′ may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 400 to 40,000, and preferably ranging from 400 to 4,000.
- the off-chip driver 421 may output a driving current of between 500 mA and 50 A and, preferably, between 500 mA and 5 A to an external circuit through the metal bump 89 .
- the off-chip I/O circuit 42 is connected, in parallel with the ESD circuit 43 , to the metal bump 89 .
- the detail of the ESD circuit 43 may be referred to as FIG. 11F .
- the ESD circuit 43 is composed of two reverse-biased diodes 4331 and 4332 , wherein the node E is connected to the anode of the diode 4332 , to the cathode of the diode 4331 , to the off-chip I/O circuit 42 , such as off-chip driver 421 of FIG. 11A , 11 D or 11 G, off-chip receiver 422 of FIG. 11B , or tri-state buffer 423 of FIG.
- the diode 4331 is reverse-biased between an external voltage and the ground voltage Vss, and the diode 4332 is reverse-biased between the external voltage and the power voltage Vdd or Vcc.
- an external power voltage Vdd can be provided to the cathode of the diode 4332 through a power bus or plane over the passivation layer 5 .
- the above-mentioned ground plane, bus or trace 82 or 821 as shown in FIGS. 1C , 2 C and 3 C, over the passivation layer 5 can connect the node Rs of the regulator or converter 41 and the cathode of the diode 4331 .
- the voltage at the node E can be clamped between the power voltage Vdd input from an external circuit and the ground voltage Vss or between the power voltage Vdd and the ground voltage Vss.
- a current will discharge from the node E to the external circuit through the diode 4332 .
- the voltage at the node E dramatically drop under the ground voltage Vss, a current will flow from the external circuit to the node E through the diode 4331 .
- the node E in the circuitry diagrams in FIGS. 8B , 8 C, 8 E and 8 F can be protected by multiple ESD circuits 43 , which can be referred to as FIG. 11H .
- the node E connecting the off-chip driver 42 to the metal bump 89 may be protected by multiple ESD circuits 43 .
- Each of the ESD circuits 43 is composed of two reverse-biased diodes 4331 and 4332 , wherein the node E is connected to the anodes of the diodes 4332 , to the cathodes of the diodes 4331 , to the off-chip I/O circuit 42 , such as off-chip driver 421 of FIG.
- the diodes 4331 are reverse-biased between an external voltage and the ground voltage Vss, and the diodes 4332 are reverse-biased between the external voltage and the power voltage Vdd or Vcc.
- an external power voltage Vdd can be provided to the cathodes of the diodes 4332 through a power bus or plane over the passivation layer 5 .
- the above-mentioned ground plane, bus or trace 82 or 821 as shown in FIGS. 1C , 2 C and 3 C, over the passivation layer 5 can connect the node Rs of the regulator or converter 41 and the cathodes of the diodes 4331 .
- the voltage at the node E can be clamped between the power voltage Vdd input from an external circuit and the ground voltage Vss.
- a current will discharge from the node E to the external circuit through the diodes 4332 .
- the voltage at the node E dramatically drop under the ground voltage Vss, a current will flow from the external circuit to the node E through the diodes 4331 .
- the patterned circuit layer 831 may contain an adhesion/barrier layer, a seed layer on the adhesion/barrier layer, and an electroplated metal layer 8312 on the seed layer, the adhesion/barrier layer and the seed layer composing the bottom layer 8311 .
- the adhesion/barrier layer may be formed by sputtering a titanium-containing layer, such as titanium layer or a titanium-tungsten-alloy layer, having a thickness between 1000 and 6000 angstroms, sputtering a chromium-containing layer, such as chromium layer, having a thickness between 1000 and 6000 angstroms, or sputtering a tantalum-containing layer, such as tantalum layer or tantalum-nitride layer, having a thickness between 1000 and 6000 angstroms, on a silicon-nitride layer of the passivation layer 5 and on contact pads 6390 , principally made of aluminum or copper, exposed by multiple openings 539 , 539 ′, 531 , 532 and 534 in the passivation layer 5 .
- the seed layer may be formed by sputtering a copper layer having a thickness between 200 and 3000 angstroms on the adhesion/barrier layer of any above-mentioned material or by sputtering a gold layer having a thickness between 200 and 3000 angstroms on the adhesion/barrier layer of any above-mentioned material.
- a photoresist layer may be formed on the seed layer, multiple openings in the photoresist layer exposing the seed layer.
- the metal layer 8312 may be formed by electroplating a copper layer having a thickness between 2 and 30 micrometers on the copper layer serving as the seed layer, exposed by the openings in the photoresist layer, by electroplating a copper layer having a thickness between 2 and 30 micrometers on the copper layer serving as the seed layer, exposed by the openings in the photoresist layer and then electroplating a nickel layer having a thickness between 0.5 and 10 micrometers on the electroplated copper layer in the openings in the photoresist layer, by electroplating a copper layer having a thickness between 2 and 30 micrometers on the copper layer serving as the seed layer, exposed by the openings in the photoresist layer, electroplating a nickel layer having a thickness between 0.5 and 10 micrometers on the electroplated copper layer in the openings in the photoresist layer and then electroplating a gold layer, platinum layer, palladium layer or ruthenium layer having a thickness between 0.05 and 2 micrometers on the electroplated nickel layer in the
- the photoresist layer may be removed.
- the seed layer not under the metal layer 8312 is removed using a wet-etching process or using a dry-etching process.
- the adhesion/barrier layer not under the metal layer 8312 is removed using a wet-etching process or using a dry-etching process.
- a polymer layer 99 can be formed by spin-on coating a negative photosensitive polyimide layer, such as ester type, on the patterned circuit layer 831 and on the nitride layer of the passivation layer 5 , exposing the spin-on coated photosensitive polyimide layer, developing the exposed polyimide layer and then curing the developed polyimide layer at the temperature between 265 and 285° C. for a time between 30 and 240 minutes in a nitrogen or oxygen-free ambient. Thereby, an opening 9939 may be formed in the polymer layer 99 , exposing a contact pad 8310 of the patterned circuit layer 831 .
- a negative photosensitive polyimide layer such as ester type
- an adhesion/barrier layer may be formed by sputtering a titanium-containing layer, such as titanium layer or a titanium-tungsten-alloy layer, having a thickness between 1000 and 6000 angstroms, sputtering a chromium-containing layer, such as chromium layer, having a thickness between 1000 and 6000 angstroms, or sputtering a tantalum-containing layer, such as tantalum layer or tantalum-nitride layer, having a thickness between 1000 and 6000 angstroms, on the polymer layer 99 and on the contact pad 8310 exposed by the opening 9939 .
- the seed layer may be formed by sputtering a copper layer having a thickness between 200 and 3000 angstroms on the adhesion/barrier layer of any above-mentioned material.
- a photoresist layer may be formed on the seed layer, multiple openings in the photoresist layer exposing the seed layer.
- the metal bump 89 may be formed by electroplating a copper layer having a thickness between 0.5 and 10 micrometers on the copper layer serving as the seed layer, exposed by the openings in the photoresist layer, electroplating a nickel layer having a thickness between 0.5 and 10 micrometers on the electroplated copper layer in the openings in the photoresist layer, and then electroplating a tin-containing layer, such as a tin-lead alloy, a tin-silver alloy or a tin-silver-copper alloy, having a thickness between 60 and 200 micrometers on the electroplated nickel layer in the openings in the photoresist layer. Thereafter, the photoresist layer may be removed.
- the seed layer not under the metal bump 89 is removed using a wet-etching process or using a dry-etching process.
- the adhesion/barrier layer not under the metal bump 89 is removed using a wet-etching process or using a dry-etching process.
- the metal bump 89 can be reflowed to be shaped like a ball for a flip-chip assembly.
- the metal bump 89 can be connected to a printed circuit board, ceramic substrate or another semiconductor chip.
- an adhesion/barrier layer may be formed by sputtering a titanium-containing layer, such as titanium layer or a titanium-tungsten-alloy layer, having a thickness between 1000 and 6000 angstroms, or sputtering a tantalum-containing layer, such as tantalum layer or tantalum-nitride layer, having a thickness between 1000 and 6000 angstroms, on the polymer layer 99 and on the contact pad 8310 exposed by the opening 9939 .
- a titanium-containing layer such as titanium layer or a titanium-tungsten-alloy layer
- tantalum-containing layer such as tantalum layer or tantalum-nitride layer
- the seed layer may be formed by sputtering a gold layer having a thickness between 200 and 3000 angstroms on the adhesion/barrier layer of any above-mentioned material.
- a photoresist layer may be formed on the seed layer, multiple openings in the photoresist layer exposing the seed layer.
- the metal bump 89 may be formed by electroplating a gold layer having a thickness between 6 and 25 micrometers on the gold layer serving as the seed layer, exposed by the openings in the photoresist layer.
- the photoresist layer may be removed.
- the seed layer not under the metal bump 89 is removed using a wet-etching process or using a dry-etching process.
- the metal bump 89 can be connected to a flexible substrate by a tape-automated bonding (TAB) process, or a glass substrate via anisotropic conductive film or paste (ACF or ACP).
- TAB tape-automated bonding
- ACF anisotropic conductive film or paste
- a nickel layer having a thickness between 0.05 and 2 micrometers can be electroless plated on the contact pad 8310 exposed by the opening 9939 , and a gold layer, platinum layer, palladium layer or ruthenium layer having a thickness between 0.05 and 2 micrometers can be electroless plated on the electroless plated nickel layer in the opening 9939 in the polymer layer 99 . Thereafter, a gold wire can be bonded onto the electroless plated gold layer in the opening 9939 in the polymer layer 99 using a wirebonding process.
- a gold wire can be bonded onto a gold layer, platinum layer, palladium layer or ruthenium layer of the patterned circuit layer 831 , exposed by the openings 9939 in the polymer layer 99 using a wirebonding process.
- FIG. 10C there may be multiple patterned circuit layers 831 and 832 , including a portion serving as the above-mentioned thick and wide metal trace 83 and another portion serving as the above-mentioned thick and wide metal trace 83 r , over the passivation layer 5 .
- the process for forming the patterned circuit layer 831 shown in FIG. 10C can be referred to as the process for forming the patterned circuit layer 831 shown in FIG. 10B .
- the patterned circuit layer 832 may contain an adhesion/barrier layer, a seed layer on the adhesion/barrier layer, and an electroplated metal layer 8322 on the seed layer, the adhesion/barrier layer and the seed layer composing the bottom layer 8321 .
- a polymer layer 98 can be formed by spin-on coating a negative photosensitive polyimide layer, such as ester type, on the patterned circuit layer 831 and on the nitride layer of the passivation layer 5 , exposing the spin-on coated photosensitive polyimide layer, developing the exposed polyimide layer and then curing the developed polyimide layer at the temperature between 265 and 285° C. for a time between 30 and 240 minutes in a nitrogen or oxygen-free ambient.
- multiple openings 9831 , 9834 and 9839 may be formed in the polymer layer 98 , exposing multiple contact pads of the patterned circuit layer 831 .
- the adhesion/barrier layer may be formed by sputtering a titanium-containing layer, such as titanium layer or a titanium-tungsten-alloy layer, having a thickness between 1000 and 6000 angstroms, sputtering a chromium-containing layer, such as chromium layer, having a thickness between 1000 and 6000 angstroms, or sputtering a tantalum-containing layer, such as tantalum layer or tantalum-nitride layer, having a thickness between 1000 and 6000 angstroms, on the polymer layer 98 and on the contact pads of the patterned circuit layer 831 exposed by multiple openings 9839 , 9831 and 9834 in the polymer layer 98 .
- the seed layer may be formed by sputtering a copper layer having a thickness between 200 and 3000 angstroms on the adhesion/barrier layer of any above-mentioned material or by sputtering a gold layer having a thickness between 200 and 3000 angstroms on the adhesion/barrier layer of any above-mentioned material.
- a photoresist layer may be formed on the seed layer, multiple openings in the photoresist layer exposing the seed layer.
- the metal layer 8322 may be formed by electroplating a copper layer having a thickness between 2 and 30 micrometers on the copper layer serving as the seed layer, exposed by the openings in the photoresist layer, by electroplating a copper layer having a thickness between 2 and 30 micrometers on the copper layer serving as the seed layer, exposed by the openings in the photoresist layer and then electroplating a nickel layer having a thickness between 0.5 and 10 micrometers on the electroplated copper layer in the openings in the photoresist layer, by electroplating a copper layer having a thickness between 2 and 30 micrometers on the copper layer serving as the seed layer, exposed by the openings in the photoresist layer, electroplating a nickel layer having a thickness between 0.5 and 10 micrometers on the electroplated copper layer in the openings in the photoresist layer and then electroplating a gold layer, platinum layer, palladium layer or ruthenium layer having a thickness between 0.05 and 2 micrometers on the electroplated nickel layer in the
- the photoresist layer may be removed.
- the seed layer not under the metal layer 8322 is removed using a wet-etching process or using a dry-etching process.
- the adhesion/barrier layer not under the metal layer 8322 is removed using a wet-etching process or using a dry-etching process.
- a polymer layer 99 can be formed by spin-on coating a negative photosensitive polyimide layer, such as ester type, on the patterned circuit layer 832 and on the polymer layer 98 , exposing the spin-on coated photosensitive polyimide layer, developing the exposed polyimide layer and then curing the developed polyimide layer at the temperature between 265 and 285° C. for a time between 30 and 240 minutes in a nitrogen or oxygen-free ambient. Thereby, an opening 9939 ′ may be formed in the polymer layer 99 , exposing a contact pad 8320 of the patterned circuit layer 832 .
- a negative photosensitive polyimide layer such as ester type
- an adhesion/barrier layer may be formed by sputtering a titanium-containing layer, such as titanium layer or a titanium-tungsten-alloy layer, having a thickness between 1000 and 6000 angstroms, sputtering a chromium-containing layer, such as chromium layer, having a thickness between 1000 and 6000 angstroms, or sputtering a tantalum-containing layer, such as tantalum layer or tantalum-nitride layer, having a thickness between 1000 and 6000 angstroms, on the polymer layer 99 and on the contact pad 8320 exposed by the opening 9939 ′.
- the seed layer may be formed by sputtering a copper layer having a thickness between 200 and 3000 angstroms on the adhesion/barrier layer of any above-mentioned material.
- a photoresist layer may be formed on the seed layer, multiple openings in the photoresist layer exposing the seed layer.
- the metal bump 89 may be formed by electroplating a copper layer having a thickness between 0.5 and 10 micrometers on the copper layer serving as the seed layer, exposed by the openings in the photoresist layer, electroplating a nickel layer having a thickness between 0.5 and 10 micrometers on the electroplated copper layer in the openings in the photoresist layer, and then electroplating a tin-containing layer, such as a tin-lead alloy, a tin-silver alloy or a tin-silver-copper alloy, having a thickness between 60 and 200 micrometers on the electroplated nickel layer in the openings in the photoresist layer. Thereafter, the photoresist layer may be removed.
- the seed layer not under the metal bump 89 is removed using a wet-etching process or using a dry-etching process.
- the adhesion/barrier layer not under the metal bump 89 is removed using a wet-etching process or using a dry-etching process.
- the metal bump 89 can be reflowed to be shaped like a ball.
- the metal bump 89 can be connected to a printed circuit board, ceramic substrate or another semiconductor chip.
- an adhesion/barrier layer may be formed by sputtering a titanium-containing layer, such as titanium layer or a titanium-tungsten-alloy layer, having a thickness between 1000 and 6000 angstroms, or sputtering a tantalum-containing layer, such as tantalum layer or tantalum-nitride layer, having a thickness between 1000 and 6000 angstroms, on the polymer layer 99 and on the contact pad 8320 exposed by the opening 9939 ′.
- a titanium-containing layer such as titanium layer or a titanium-tungsten-alloy layer
- tantalum-containing layer such as tantalum layer or tantalum-nitride layer
- the seed layer may be formed by sputtering a gold layer having a thickness between 200 and 3000 angstroms on the adhesion/barrier layer of any above-mentioned material.
- a photoresist layer may be formed on the seed layer, multiple openings in the photoresist layer exposing the seed layer.
- the metal bump 89 may be formed by electroplating a gold layer having a thickness between 6 and 25 micrometers on the gold layer serving as the seed layer, exposed by the openings in the photoresist layer.
- the photoresist layer may be removed.
- the seed layer not under the metal bump 89 is removed using a wet-etching process or using a dry-etching process.
- the metal bump 89 can be connected to a flexible substrate by a tape-automated bonding (TAB) process, or a glass substrate via anisotropic conductive film or paste (ACF or ACP).
- TAB tape-automated bonding
- ACF anisotropic conductive film or paste
- a nickel layer having a thickness between 0.05 and 2 micrometers can be electroless plated on the contact pad 8320 exposed by the opening 9939 ′ in layer polymer layer 99 , and a gold layer, platinum layer, palladium layer or ruthenium layer having a thickness between 0.05 and 2 micrometers can be electroless plated on the electroless plated nickel layer in the opening 9939 ′ in the polymer layer 99 . Thereafter, a gold wire can be bonded onto the electroless plated gold layer in the opening 9939 ′ in the polymer layer 99 using a wirebonding process.
- a gold wire can be bonded onto a gold layer, platinum layer, palladium layer or ruthenium layer of the patterned circuit layer 832 , exposed by the openings 9939 ′ in the polymer layer 99 using a wirebonding process.
- a polymer layer 95 can be optionally formed by spin-on coating a negative photosensitive polyimide layer, such as ester type, on the nitride layer of the passivation layer 5 and on the contact pads 6390 , exposing the spin-on coated photosensitive polyimide layer, developing the exposed polyimide layer and then curing the developed polyimide layer at the temperature between 265 and 285° C. for a time between 30 and 240 minutes in a nitrogen or oxygen-free ambient.
- a negative photosensitive polyimide layer such as ester type
- multiple openings 9539 , 9539 ′, 9531 , 9532 and 9534 may be formed in the polymer layer 95 , exposing multiple contact pads 6390 exposed by the openings 539 , 539 ′, 531 , 532 and 533 in the passivation layer 5 .
- the patterned circuit layer 831 can be formed on the polymer layer 95 and on the contact pads 6390 exposed by the openings 539 , 539 ′, 531 , 532 and 533 .
- the adhesion/barrier layer of any above-mentioned material may be sputtered on the polymer layer 95 and on the contact pads 6390 exposed by the openings 9539 , 9539 ′, 9531 , 9532 and 9534 in the polymer layer 95 .
- the off-chip I/O circuit 42 such as off-chip driver of FIG. 11A , 11 D or 11 E, off-chip receiver of FIG. 11B or tri-state buffer of FIG. 11C or 11 E, can be connected to the internal circuits 20 through the fine-line metal trace 638 under the passivation layer 5 but not through any trace or bus over the passivation layer 5 .
- the position of a redistributed pad 8310 of the above-mentioned thick and wide metal trace 83 r for being wirebonded thereto from a top perspective view is different from that of the contact pad exposed by the opening 539 in the passivation layer 5 .
- the process for forming the patterned circuit layer 831 can be referred to as that for forming the patterned circuit layer 831 shown in FIG. 10B .
- the process for forming the polymer layer 99 can be referred to as that for forming the polymer layer 99 shown in FIG. 10B .
- a gold wire can be bonded onto a gold layer, platinum layer, palladium layer or ruthenium layer of the patterned circuit layer 831 , exposed by the openings 9939 in the polymer layer 99 using a wirebonding process.
- a nickel layer having a thickness between 0.05 and 2 micrometers can be electroless plated on the contact pad 8310 exposed by the opening 9939 in the polymer layer 99 , and a gold layer, platinum layer, palladium layer or ruthenium layer having a thickness between 0.05 and 2 micrometers can be electroless plated on the electroless plated nickel layer in the opening 9939 in the polymer layer 99 . Thereafter, a gold wire can be bonded onto the electroless plated gold layer in the opening 9939 in the polymer layer 99 using a wirebonding process.
- a gold wire can be bonded onto a gold layer, platinum layer, palladium layer or ruthenium layer of the patterned circuit layer 831 , exposed by the openings 9939 in the polymer layer 99 using a wirebonding process.
- a nickel layer having a thickness between 0.05 and 2 micrometers can be electroless plated on the contact pad 8310 exposed by the opening 9939 in the polymer layer 99 , and a gold layer, platinum layer, palladium layer or ruthenium layer having a thickness between 0.05 and 2 micrometers can be electroless plated on the electroless plated nickel layer in the opening 9939 in the polymer layer 99 . Thereafter, a gold wire can be bonded onto the electroless plated gold layer in the opening 9939 in the polymer layer 99 using a wirebonding process.
- the circuitry shown in FIGS. 8B-8F , 9 B- 9 B and 10 B- 10 I can be used in a flash memory chip, in a DRAM memory chip or in a SRAM memory chip.
- the I/O pad relocation using the redistribution layer 83 r is particularly useful for the stacked packaging with flash, DRAM or SRAM memory chips.
- the I/O pads of a DRAM chip are usually designed roughly along the centerline of the chip, and cannot be used for stacked packages.
- the redistribution layer 83 r relocates the center pad to the peripheral of the chip for the wirebonding in the stacked package.
- 10F and 10G show specific examples, with a wire bonded on the relocated pad 8310 connected to the original pad 6390 exposed by the opening 539 in the passivation layer 5 via the thick and wide metal trace of bus 83 r .
- an SRAM cell, or a flash memory cell, or a DRAM cell is connected to the input node Xi of the internal circuit 21 , such as sense amplifier, internal tri-state buffer 213 of FIG. 5F , pass circuit 216 of FIG. 5G , latch circuit 217 of FIG. 5H , circuit of pass circuit 216 and internal driver 212 shown in FIG.
- FIGS. 5F-5J The various detailed internal circuit 21 and methods connecting a memory cell to the internal circuit 21 can be referred to as shown in FIGS. 5F-5J .
- FIGS. 8B , 8 D- 8 F, 9 B- 9 D and 10 B- 10 I an SRAM cell, or a flash cell or a DRAM cell is connected to external circuit (1) through sense amplifier 214 of FIGS. 5F-5J ; (2) through an internal tri-state buffer 213 of FIG. 5F , a pass circuit 216 of FIG. 5G , a latch circuit 217 of FIG. 5H , a circuit of a pass circuit 216 and an internal driver 212 as shown in FIG.
- the redistribution metal lines, traces or planes 83 r can be formed by a (electroplated or electroless plated) gold layer with thickness within a range between 1.5 ⁇ m and 30 ⁇ m, preferred 2 ⁇ m and 10 ⁇ m; or by a (electroplated) copper layer with thickness within a range between 2 ⁇ m and 100 ⁇ m, preferred 3 ⁇ m and 20 ⁇ m, a Ni cap layer (thickness between 0.5 ⁇ m and 5 ⁇ m) on the copper layer and an assembly metal layer of Au or Pd, or Ru (thickness between 0.05 ⁇ m and 5 ⁇ m) on the Ni cap layer.
- a wirebonding is performed on the surface of the gold, palladium, platinum or ruthenium layer of the over-passivation metal pad 8310 .
- the shape of the openings 531 , 532 , 534 and 539 ′ in the passivation layer 5 from a top perspective view may be round, square, rectangular or polygon. If the openings 531 , 532 , 534 , 539 and 539 ′ are round, the openings 531 , 532 , 534 , 539 and 539 ′ may have a diameter of between 0.1 and 200 microns, between 1 and 100 microns, or, preferably, between 0.1 and 30 microns.
- the openings 531 , 532 , 534 , 539 and 539 ′ may have a width of between 0.1 and 200 microns, between 1 and 100 microns, or, preferably, between 0.1 and 30 microns. If the openings 531 , 532 , 534 , 539 and 539 ′ are rectangular, the openings 531 , 532 , 534 , 539 and 539 ′ may have a width of between 0.1 and 200 microns, between 1 and 100 microns, or, preferably, between 0.1 and 30 microns, and a length of between 1 micron and 1 centimeter.
- the openings 531 , 532 , 534 , 539 and 539 ′ are polygon having more than five sides, the openings 531 , 532 , 534 , 539 and 539 ′ have a greatest diagonal length of between 0.1 and 200 microns, between 1 and 100 microns, or, preferably, between 0.1 and 30 microns.
- the openings 531 , 532 , 534 , 539 and 539 ′ have a greatest transverse dimension of between 0.1 and 200 microns, between 1 and 100 microns, or, preferably, between 0.1 and 30 microns. In a case shown in FIGS.
- the openings 531 , 532 , 534 , 539 and 539 ′ have a width of between 0.1 and 30 microns, with the lower portion of the openings 9531 , 9532 , 9534 , 9539 and 9539 ′ in the polymer layer 95 having a width of between 20 and 100 microns.
- the openings 9531 , 9532 and 9534 in the polymer layer 95 have lower portions having widths or transverse dimensions greater than those of the openings 531 , 532 and 534 in the passivation layer 5 aligned with the openings 9531 , 9532 and 9534 , respectively.
- the openings 9531 , 9532 and 9534 in the polymer layer 95 further expose the passivation layer 5 close to the openings 531 , 532 and 534 .
- the polymer layer 95 covers the peripheral region of the contact pad exposed by the openings 539 and 539 ′ in the passivation layer 5 , but the openings 9539 and 9539 ′ in the polymer layer 95 exposes the center region of the contact pad exposed by the openings 539 and 539 ′ in the passivation layer 5 .
- the widths or transverse dimensions of the openings 539 and 539 ′ in the passivation layer 5 are greater than those of the openings 9539 and 9539 ′, respectively.
- an external power supply Vdd is provided to a voltage regulator or a voltage converter 41 , and the voltage regulator or a voltage converter 41 output a power supply Vcc to the internal circuits 20 .
- the external power supply Vdd can be input from an external circuit to the internal circuits 20 , comprising 21 , 22 , 23 and 24 with an ESD protection circuit 44 required to prevent the voltage or current surge from damaging the internal circuits 20 .
- the ESD circuit 44 is connected in parallel with the internal circuits 21 , 22 , 23 and 24 . In the first embodiment in FIGS.
- an ESD circuit can be also added and connected in parallel with the voltage regulator or voltage converter 41 , and with the internal circuits 21 , 22 , 23 and 24 .
- the circuit shown in FIG. 1D contains the circuit of FIG. 1C in addition with an ESD circuit 44 .
- the ESD circuit 44 includes a power node Dp connected to a thick and wide power bus or plane 81 P, delivering an external power voltage Vdd, and a ground node Dg connected to a thick and wide ground bus or plane 82 .
- the thick and wide power bus or plane 81 P connects the power node Dp of the ESD circuit 44 and the power node of the voltage regulator or converter 41 .
- the thick and wide ground bus or plane 82 connects the ground node Dg of the ESD circuit 44 and the ground node Rs of the voltage regulator or converter 41 .
- the ESD circuit 44 in the circuitry of FIG. 1D may be a reverse biased diode 4333 , as shown in FIG. 12E , having an anode connected to the thick and wide ground bus or plane 82 and a cathode connected to the thick and wide power bus or plane 81 P.
- An element in FIG. 1D can be referred to as the element in FIG. 1C indicated by a reference number identical to the element in FIG. 1D .
- FIG. 12B shows a circuitry diagram including a thick and wide power bus or plane 81 P over the passivation layer 5 , connecting an ESD circuit 44 and internal circuits 20 .
- FIG. 13B shows a top view realizing the circuit diagram of FIG. 12B , wherein the bold lines shown in FIG. 13B means a thick and wide metal trace or bus over a passivation layer, and the fine lines shown in FIG. 13B means a fine metal trace under a passivation layer.
- FIG. 14B shows a cross-sectional view realizing the circuit diagram of FIG. 12B .
- FIG. 13B shows a top view realizing the circuit diagram of FIG. 12B , wherein the bold lines shown in FIG. 13B means a thick and wide metal trace or bus over a passivation layer, and the fine lines shown in FIG. 13B means a fine metal trace under a passivation layer.
- FIG. 14B shows a cross-sectional view realizing the circuit diagram of FIG. 12B .
- an external power supply voltage Vdd is input at a node Ep and distributed to the Vdd nodes, power nodes, Tp, Up, Vp and Wp of the internal circuits 21 , 22 , 23 and 24 through a thick and wide power bus or plane 81 P over the passivation layer 5 , through passivation openings 511 , 512 and 514 , and through power fine-line metal traces 611 , 612 and 614 under the passivation layer 5 .
- a power node Dp of an ESD circuit 44 is connected to a thick and wide metal trace, bus or plane 81 P, power bus, through a fine-line metal trace or bus 649 , and through an opening 549 in the passivation layer 5 .
- the thick and wide power bus 81 P can be connected to the power nodes Tp, Up, Vp and Wp of the internal circuits 21 , 22 , 23 and 24 that may include a NOR gate, NAND gate, AND gate, OR gate, operational amplifier, adder, multiplexer, diplexer, multiplier, A/D converter, D/A converter, CMOS device, bipolar CMOS device, bipolar circuit, SRAM cell, DRAM cell, non-volatile memory cell, flash memory cell, EPROM cell, ROM cell, magnetic RAM (MRAM) or sense amplifier.
- the ESD circuit 44 in the circuitry of FIG. 12B may be a reverse biased diode 4333 , as shown in FIG. 12E , having an anode connected to ground and a cathode connected to the thick and wide power bus or plane 81 P.
- the patterned circuit layer 811 may contain an adhesion/barrier layer, a seed layer on the adhesion/barrier layer, and an electroplated metal layer 8112 on the seed layer, the adhesion/barrier layer and the seed layer composing the bottom layer 8111 .
- the adhesion/barrier layer may be formed by sputtering a titanium-containing layer, such as titanium layer or a titanium-tungsten-alloy layer, having a thickness between 1000 and 6000 angstroms, sputtering a chromium-containing layer, such as chromium layer, having a thickness between 1000 and 6000 angstroms, or sputtering a tantalum-containing layer, such as tantalum layer or tantalum-nitride layer, having a thickness between 1000 and 6000 angstroms, on a silicon-nitride layer of the passivation layer 5 and on contact pads 6490 , principally made of aluminum or copper, exposed by multiple openings 549 , 511 , 512 and 514 in the passivation layer 5 .
- the seed layer may be formed by sputtering a copper layer having a thickness between 200 and 3000 angstroms on the adhesion/barrier layer of any above-mentioned material or by sputtering a gold layer having a thickness between 200 and 3000 angstroms on the adhesion/barrier layer of any above-mentioned material.
- a photoresist layer may be formed on the seed layer, multiple openings in the photoresist layer exposing the seed layer.
- the metal layer 8112 may be formed by electroplating a copper layer having a thickness between 2 and 30 micrometers on the copper layer serving as the seed layer, exposed by the openings in the photoresist layer, by electroplating a copper layer having a thickness between 2 and 30 micrometers on the copper layer serving as the seed layer, exposed by the openings in the photoresist layer and then electroplating a nickel layer having a thickness between 0.5 and 10 micrometers on the electroplated copper layer in the openings in the photoresist layer, by electroplating a copper layer having a thickness between 2 and 30 micrometers on the copper layer serving as the seed layer, exposed by the openings in the photoresist layer, electroplating a nickel layer having a thickness between 0.5 and 10 micrometers on the electroplated copper layer in the openings in the photoresist layer and then electroplating a gold layer, platinum layer, palladium layer or ruthenium layer having a thickness between 0.05 and 2 micrometers on the electroplated nickel layer in the
- the photoresist layer may be removed. Thereafter, the seed layer not under the metal layer 8112 is removed using a wet-etching process or using a dry-etching process. Thereafter, the adhesion/barrier layer not under the metal layer 8112 is removed using a wet-etching process or using a dry-etching process.
- a polymer layer 99 can be formed by spin-on coating a negative photosensitive polyimide layer, such as ester type, on the patterned circuit layer 811 and on the nitride layer of the passivation layer 5 , exposing the spin-on coated photosensitive polyimide layer, developing the exposed polyimide layer and then curing the developed polyimide layer at the temperature between 265 and 285° C. for a time between 30 and 240 minutes in a nitrogen or oxygen-free ambient. Thereby, an opening 9949 may be formed in the polymer layer 99 , exposing a contact pad 8110 of the patterned circuit layer 811 .
- a negative photosensitive polyimide layer such as ester type
- an adhesion/barrier layer may be formed by sputtering a titanium-containing layer, such as titanium layer or a titanium-tungsten-alloy layer, having a thickness between 1000 and 6000 angstroms, sputtering a chromium-containing layer, such as chromium layer, having a thickness between 1000 and 6000 angstroms, or sputtering a tantalum-containing layer, such as tantalum layer or tantalum-nitride layer, having a thickness between 1000 and 6000 angstroms, on the polymer layer 99 and on the contact pad 8110 exposed by the opening 9949 .
- the seed layer may be formed by sputtering a copper layer having a thickness between 200 and 3000 angstroms on the adhesion/barrier layer of any above-mentioned material.
- a photoresist layer may be formed on the seed layer, multiple openings in the photoresist layer exposing the seed layer.
- the metal bump may be formed by electroplating a copper layer having a thickness between 0.5 and 10 micrometers on the copper layer serving as the seed layer, exposed by the openings in the photoresist layer, electroplating a nickel layer having a thickness between 0.5 and 10 micrometers on the electroplated copper layer in the openings in the photoresist layer, and then electroplating a tin-containing layer, such as a tin-lead alloy, a tin-silver alloy or a tin-silver-copper alloy, having a thickness between 60 and 200 micrometers on the electroplated nickel layer in the openings in the photoresist layer. Thereafter, the photoresist layer may be removed.
- the seed layer not under the metal bump is removed using a wet-etching process or using a dry-etching process.
- the adhesion/barrier layer not under the metal bump is removed using a wet-etching process or using a dry-etching process.
- the metal bump can be reflowed to be shaped like a ball for a flip-chip assembly.
- the metal bump can be connected to a printed circuit board, ceramic substrate or another semiconductor chip.
- an adhesion/barrier layer may be formed by sputtering a titanium-containing layer, such as titanium layer or a titanium-tungsten-alloy layer, having a thickness between 1000 and 6000 angstroms, or sputtering a tantalum-containing layer, such as tantalum layer or tantalum-nitride layer, having a thickness between 1000 and 6000 angstroms, on the polymer layer 99 and on the contact pad 8110 exposed by the opening 9949 .
- a titanium-containing layer such as titanium layer or a titanium-tungsten-alloy layer
- tantalum-containing layer such as tantalum layer or tantalum-nitride layer
- the seed layer may be formed by sputtering a gold layer having a thickness between 200 and 3000 angstroms on the adhesion/barrier layer of any above-mentioned material.
- a photoresist layer may be formed on the seed layer, multiple openings in the photoresist layer exposing the seed layer.
- the metal bump may be formed by electroplating a gold layer having a thickness between 6 and 25 micrometers on the gold layer serving as the seed layer, exposed by the openings in the photoresist layer.
- the photoresist layer may be removed.
- the seed layer not under the metal bump is removed using a wet-etching process or using a dry-etching process.
- the metal bump can be connected to a flexible substrate by a tape-automated bonding (TAB) process, or a glass substrate via anisotropic conductive film or paste (ACF or ACP).
- TAB tape-automated bonding
- ACF anisotropic conductive film or paste
- a nickel layer having a thickness between 0.05 and 2 micrometers can be electroless plated on the contact pad 8110 exposed by the opening 9949 , and a gold layer, platinum layer, palladium layer or ruthenium layer having a thickness between 0.05 and 2 micrometers can be electroless plated on the electroless plated nickel layer in the opening 9949 in the polymer layer 99 . Thereafter, a gold wire can be bonded onto the electroless plated gold layer in the opening 9949 in the polymer layer 99 using a wirebonding process.
- a gold wire can be bonded onto a gold layer, platinum layer, palladium layer or ruthenium layer of the patterned circuit layer 811 , exposed by the openings 9949 in the polymer layer 99 using a wirebonding process.
- a polymer layer 95 can be optionally formed by spin-on coating a negative photosensitive polyimide layer, such as ester type, on the nitride layer of the passivation layer 5 and on the contact pads 6490 , exposing the spin-on coated photosensitive polyimide layer, developing the exposed polyimide layer and then curing the developed polyimide layer at the temperature between 265 and 285° C. for a time between 30 and 240 minutes in a nitrogen or oxygen-free ambient.
- a negative photosensitive polyimide layer such as ester type
- multiple openings 9549 , 9511 , 9512 and 9514 may be formed in the polymer layer 95 , exposing multiple contact pads 6490 exposed by the openings 549 , 511 , 512 and 514 in the passivation layer 5 .
- the patterned circuit layer 811 can be formed on the polymer layer 95 and on the contact pads 6490 exposed by the openings 549 , 511 , 512 and 514 .
- the adhesion/barrier layer of any above-mentioned material may be sputtered on the polymer layer 95 and on the contact pads 6490 exposed by the openings 9549 , 9511 , 9512 and 9514 in the polymer layer 95 .
- FIG. 12C shows, in addition to the power Vdd connection in FIG. 12B , a ground Vss connection.
- FIG. 13C shows a top view realizing the circuit diagram of FIG. 12C , wherein the bold lines shown in FIG. 13C means a thick and wide metal trace or bus over a passivation layer, and the fine lines shown in FIG. 13C means a fine metal trace under a passivation layer.
- FIG. 14C shows a cross-sectional view realizing the circuit diagram of FIG. 12C .
- FIG. 14C shows, in addition to the power Vdd connection in FIG. 12B , a ground Vss connection.
- FIG. 13C shows a top view realizing the circuit diagram of FIG. 12C , wherein the bold lines shown in FIG. 13C means a thick and wide metal trace or bus over a passivation layer, and the fine lines shown in FIG. 13C means a fine metal trace under a passivation layer.
- FIG. 14C shows a cross-sectional view
- the external ground Vss is input at a node Eg and provided to the Vss nodes Ts, Us, Vs and Ws of the internal circuits 21 , 22 , 23 and 24 through a thick and wide metal trace, bus or plane 82 , ground bus or plane, over the passivation layer 5 , through openings 521 , 522 and 524 in the passivation layer 5 , and through fine-line metal traces 621 , 622 and 624 under the passivation layer 5 .
- the thick and wide ground bus or plane 82 is connected to a Vss node Dg of the ESD circuit 44 through an opening 549 ′ in the passivation layer 5 and through a fine-line ground metal bus 649 ′ under the passivation layer 5 .
- the above mentioned power bus 81 P shown in FIG. 12C can be connected to the power nodes of the internal circuits 20 or other circuits in the above-mentioned four embodiments provided with access to a power voltage Vdd.
- the ESD circuit 44 in the circuitry of FIG. 12C may be a reverse biased diode 4333 , as shown in FIG. 12E , having an anode connected to the thick and wide ground bus or plane 82 and a cathode connected to the thick and wide power bus or plane 81 P.
- the process for forming the patterned circuit layer 821 on the passivation layer 5 and on the contact pads 6490 ′ exposed by the openings 549 ′, 521 , 522 and 524 can be referred to as the process for forming the patterned circuit layer 811 shown in FIG. 14B on the passivation layer 5 and on the contact pads 6490 exposed by the openings 549 , 511 , 512 and 514 .
- the patterned circuit layer 821 may contain an adhesion/barrier layer, a seed layer on the adhesion/barrier layer, and an electroplated metal layer 8212 on the seed layer, the adhesion/barrier layer and the seed layer composing the bottom layer 8211 .
- the patterned circuit layer 812 may contain an adhesion/barrier layer, a seed layer on the adhesion/barrier layer, and an electroplated metal layer 8122 on the seed layer, the adhesion/barrier layer and the seed layer composing the bottom layer 8121 .
- a polymer layer 98 can be formed by spin-on coating a negative photosensitive polyimide layer, such as ester type, on the patterned circuit layer 821 and on the nitride layer of the passivation layer 5 , exposing the spin-on coated photosensitive polyimide layer, developing the exposed polyimide layer and then curing the developed polyimide layer at the temperature between 265 and 285° C. for a time between 30 and 240 minutes in a nitrogen or oxygen-free ambient. Thereby, an opening 9849 ′ may be formed in the polymer layer 98 , exposing a contact pad of the patterned circuit layer 821 .
- a negative photosensitive polyimide layer such as ester type
- the adhesion/barrier layer may be formed by sputtering a titanium-containing layer, such as titanium layer or a titanium-tungsten-alloy layer, having a thickness between 1000 and 6000 angstroms, sputtering a chromium-containing layer, such as chromium layer, having a thickness between 1000 and 6000 angstroms, or sputtering a tantalum-containing layer, such as tantalum layer or tantalum-nitride layer, having a thickness between 1000 and 6000 angstroms, on the polymer layer 98 and on the contact pad of the patterned circuit layer 821 exposed by the opening 9849 ′ in the polymer layer 98 .
- the seed layer may be formed by sputtering a copper layer having a thickness between 200 and 3000 angstroms on the adhesion/barrier layer of any above-mentioned material or by sputtering a gold layer having a thickness between 200 and 3000 angstroms on the adhesion/barrier layer of any above-mentioned material.
- a photoresist layer may be formed on the seed layer, multiple openings in the photoresist layer exposing the seed layer.
- the metal layer 8122 may be formed by electroplating a copper layer having a thickness between 2 and 30 micrometers on the copper layer serving as the seed layer, exposed by the openings in the photoresist layer, by electroplating a copper layer having a thickness between 2 and 30 micrometers on the copper layer serving as the seed layer, exposed by the openings in the photoresist layer and then electroplating a nickel layer having a thickness between 0.5 and 10 micrometers on the electroplated copper layer in the openings in the photoresist layer, by electroplating a copper layer having a thickness between 2 and 30 micrometers on the copper layer serving as the seed layer, exposed by the openings in the photoresist layer, electroplating a nickel layer having a thickness between 0.5 and 10 micrometers on the electroplated copper layer in the openings in the photoresist layer and then electroplating a gold layer, platinum layer, palladium layer or ruthenium layer having a thickness between 0.05 and 2 micrometers on the electroplated nickel layer in the opening
- the photoresist layer may be removed. Thereafter, the seed layer not under the metal layer 8122 is removed using a wet-etching process or using a dry-etching process. Thereafter, the adhesion/barrier layer not under the metal layer 8122 is removed using a wet-etching process or using a dry-etching process.
- a polymer layer 99 can be formed by spin-on coating a negative photosensitive polyimide layer, such as ester type, on the patterned circuit layer 812 and on the polymer layer 98 , exposing the spin-on coated photosensitive polyimide layer, developing the exposed polyimide layer and then curing the developed polyimide layer at the temperature between 265 and 285° C. for a time between 30 and 240 minutes in a nitrogen or oxygen-free ambient. Thereby, an opening 9949 ′ may be formed in the polymer layer 99 , exposing a contact pad 8120 of the patterned circuit layer 812 .
- a negative photosensitive polyimide layer such as ester type
- an adhesion/barrier layer may be formed by sputtering a titanium-containing layer, such as titanium layer or a titanium-tungsten-alloy layer, having a thickness between 1000 and 6000 angstroms, sputtering a chromium-containing layer, such as chromium layer, having a thickness between 1000 and 6000 angstroms, or sputtering a tantalum-containing layer, such as tantalum layer or tantalum-nitride layer, having a thickness between 1000 and 6000 angstroms, on the polymer layer 99 and on the contact pad 8120 exposed by the opening 9949 ′.
- the seed layer may be formed by sputtering a copper layer having a thickness between 200 and 3000 angstroms on the adhesion/barrier layer of any above-mentioned material.
- a photoresist layer may be formed on the seed layer, multiple openings in the photoresist layer exposing the seed layer.
- the metal bump may be formed by electroplating a copper layer having a thickness between 0.5 and 10 micrometers on the copper layer serving as the seed layer, exposed by the openings in the photoresist layer, electroplating a nickel layer having a thickness between 0.5 and 10 micrometers on the electroplated copper layer in the openings in the photoresist layer, and then electroplating a tin-containing layer, such as a tin-lead alloy, a tin-silver alloy or a tin-silver-copper alloy, having a thickness between 60 and 200 micrometers on the electroplated nickel layer in the openings in the photoresist layer. Thereafter, the photoresist layer may be removed.
- the seed layer not under the metal bump is removed using a wet-etching process or using a dry-etching process.
- the adhesion/barrier layer not under the metal bump is removed using a wet-etching process or using a dry-etching process.
- the metal bump can be reflowed to be shaped like a ball.
- the metal bump can be connected to a printed circuit board, ceramic substrate or another semiconductor chip.
- an adhesion/barrier layer may be formed by sputtering a titanium-containing layer, such as titanium layer or a titanium-tungsten-alloy layer, having a thickness between 1000 and 6000 angstroms, or sputtering a tantalum-containing layer, such as tantalum layer or tantalum-nitride layer, having a thickness between 1000 and 6000 angstroms, on the polymer layer 99 and on the contact pad 8120 exposed by the opening 9949 ′.
- a titanium-containing layer such as titanium layer or a titanium-tungsten-alloy layer
- tantalum-containing layer such as tantalum layer or tantalum-nitride layer
- the seed layer may be formed by sputtering a gold layer having a thickness between 200 and 3000 angstroms on the adhesion/barrier layer of any above-mentioned material.
- a photoresist layer may be formed on the seed layer, multiple openings in the photoresist layer exposing the seed layer.
- the metal bump may be formed by electroplating a gold layer having a thickness between 6 and 25 micrometers on the gold layer serving as the seed layer, exposed by the openings in the photoresist layer.
- the photoresist layer may be removed.
- the seed layer not under the metal bump is removed using a wet-etching process or using a dry-etching process.
- the metal bump can be connected to a flexible substrate by a tape-automated bonding (TAB) process, or a glass substrate via anisotropic conductive film or paste (ACF or ACP).
- TAB tape-automated bonding
- ACF anisotropic conductive film or paste
- a nickel layer having a thickness between 0.05 and 2 micrometers can be electroless plated on the contact pad 8120 exposed by the opening 9949 ′ in layer polymer layer 99 , and a gold layer, platinum layer, palladium layer or ruthenium layer having a thickness between 0.05 and 2 micrometers can be electroless plated on the electroless plated nickel layer in the opening 9949 ′ in the polymer layer 99 . Thereafter, a gold wire can be bonded onto the electroless plated gold layer in the opening 9949 ′ in the polymer layer 99 using a wirebonding process.
- a gold wire can be bonded onto a gold layer, platinum layer, palladium layer or ruthenium layer of the patterned circuit layer 812 , exposed by the openings 9949 ′ in the polymer layer 99 using a wirebonding process.
- a polymer layer can be optionally formed by spin-on coating a negative photosensitive polyimide layer, such as ester type, on the nitride layer of the passivation layer 5 and on the contact pads 6490 ′, exposing the spin-on coated photosensitive polyimide layer, developing the exposed polyimide layer and then curing the developed polyimide layer at the temperature between 265 and 285° C. for a time between 30 and 240 minutes in a nitrogen or oxygen-free ambient.
- multiple openings may be formed in the polymer layer, exposing multiple contact pads 6490 ′ exposed by the openings 549 ′, 521 , 522 and 524 in the passivation layer 5 .
- the patterned circuit layer 821 can be formed on the polymer layer and on the contact pads 6490 ′ exposed by the openings 549 ′, 521 , 522 and 524 .
- the adhesion/barrier layer of any above-mentioned material may be sputtered on the polymer layer and on the contact pads 6490 ′ exposed by the openings in the polymer layer.
- the above-mentioned power bus or plane 81 P and the above-mentioned ground bus or plane 82 can be connected to two ESD circuits 44 and 45 , as shown in FIG. 12D .
- the above-mentioned power bus or plane 81 P may connect the power nodes Tp, Up, Vp and Wp of the internal circuits 21 , 22 , 23 and 24 and the power nodes Dp and Dp′ of the ESD circuits 44 and 45 .
- the above-mentioned ground bus or plane 82 may connect the ground nodes Ts, Us, Vs and Ws of the internal circuits 21 , 22 , 23 and 24 and the ground nodes Dg and Dg′ of the ESD circuits 44 and 45 .
- the above mentioned power bus 81 P shown in FIG. 12D can be connected to the power nodes of the internal circuits 20 or other circuits in the above-mentioned four embodiments provided with access to a power voltage Vdd.
- the above mentioned ground bus 82 shown in FIG. 12D can be connected to the ground nodes of the internal circuits 20 or other circuits in the above-mentioned four embodiments provided with access to a ground voltage Vss.
- Each of the ESD circuit 44 and 45 in the circuitry of FIG. 12D may be a reverse biased diode 4333 , as shown in FIG. 12E , having an anode connected to the thick and wide ground bus or plane 82 and a cathode connected to the thick and wide power bus or plane 81 P.
- the shape of the openings 511 , 512 , 514 , 521 , 522 , 524 , 549 and 549 ′ in the passivation layer 5 from a top perspective view may be round, square, rectangular or polygon.
- the openings 511 , 512 , 514 , 521 , 522 , 524 , 549 and 549 ′ may have a diameter of between 0.1 and 200 microns, between 1 and 100 microns, or, preferably, between 0.1 and 30 microns.
- the openings 511 , 512 , 514 , 521 , 522 , 524 , 549 and 549 ′ are square, the openings 511 , 512 , 514 , 521 , 522 , 524 , 549 and 549 ′ may have a width of between 0.1 and 200 microns, between 1 and 100 microns, or, preferably, between 0.1 and 30 microns.
- the openings 511 , 512 , 514 , 521 , 522 , 524 , 549 and 549 ′ are rectangular, the openings 511 , 512 , 514 , 521 , 522 , 524 , 549 and 549 ′ may have a width of between 0.1 and 200 microns, between 1 and 100 microns, or, preferably, between 0.1 and 30 microns, and a length of between 1 micron and 1 centimeter.
- the openings 511 , 512 , 514 , 521 , 522 , 524 , 549 and 549 ′ are polygon having more than five sides, the openings 511 , 512 , 514 , 521 , 522 , 524 , 549 and 549 ′ have a greatest diagonal length of between 0.1 and 200 microns, between 1 and 100 microns, or, preferably, between 0.1 and 30 microns.
- the openings 511 , 512 , 514 , 521 , 522 , 524 , 549 and 549 ′ have a greatest transverse dimension of between 0.1 and 200 microns, between 1 and 100 microns, or, preferably, between 0.1 and 30 microns.
- the openings 511 , 512 , 514 and 549 have a width of between 0.1 and 30 microns, with the lower portion of the openings 9511 , 9512 , 9514 and 9549 in the polymer layer 95 having a width of between 20 and 100 microns.
- the openings 9511 , 9512 and 9514 in the polymer layer 95 have lower portions having widths or transverse dimensions greater than those of the openings 511 , 512 and 514 in the passivation layer 5 aligned with the openings 9511 , 9512 and 9514 , respectively.
- the openings 9511 , 9512 and 9514 in the polymer layer 95 further expose the passivation layer 5 close to the openings 511 , 512 and 514 .
- the polymer layer 95 covers the peripheral region of the contact pad exposed by the opening 549 in the passivation layer 5 , but the opening 9549 in the polymer layer 95 exposes the center region of the contact pad exposed by the openings 549 in the passivation layer 5 .
- the width or transverse dimension of the opening 549 in the passivation layer 5 is greater than that of the opening 9549 .
- the main characteristics of the over-passivation schemes in all (the first, second, third and fourth embodiment) embodiments of this invention are: thick metal layers each having a thickness of between 2 and 200 micrometers, and preferably of between 2 and 30 micrometers, and thick dielectric layers each having a thickness of between 2 and 300 micrometers, and preferably of between 2 and 30 micrometers.
- FIGS. 15C-15K show an embossing process to fabricate one or more patterned circuit layers 801 and/or 802 over the passivation layer 5 described in all embodiments in this invention.
- FIGS. 16A-16L show a double embossing process to fabricate one or more patterned circuit layers 801 and 802 over the passivation layer 5 described in all embodiments in this invention.
- a polymer layer 95 , 98 or 99 may be provided under the patterned circuit layer 801 , between the patterned circuit layers 801 and 802 or over the patterned circuit layer 802 .
- a polymer layer 95 , 98 or 99 may be provided under the patterned circuit layer 801 , between the patterned circuit layers 801 and 802 or over the patterned circuit layer 802 .
- FIGS. 16A-16L are based on the structure of FIG. 10E in the third embodiment, and are used as examples to illustrate methods for forming the over-passivation scheme for all embodiments in this invention.
- the methods described and the specification specified in the following paragraphs can be applied to all thick and wide metal traces, buses or planes 81 , 81 P, 82 , 83 , 83 ′ or 85 in the above-mentioned embodiments of this invention.
- the over-passivation process begins when the conventional IC wafer process ends.
- FIG. 15A shows a starting material for the over-passivation process.
- the over-passivation process starts on a chip 10 in a finished conventional IC wafer fabricated in a conventional IC fab.
- the conventional finished IC chip 10 comprises elements, as follows:
- the silicon substrate can be an intrinsic, a p-type, or an n-type silicon substrate.
- a SiGe or Silicon-On-Insulator (SOI) substrate can be used.
- a SiGe substrate comprises an epitaxial layer on the surface of a silicon substrate.
- An SOI substrate comprises an insulating layer (preferred silicon oxide) on a silicon substrate, and a Si or SiGe epitaxial layer formed over the insulating layer.
- Reference number of 2 indicates a device layer, usually a semiconductor device, in and/or on the substrate 1 .
- the semiconductor device comprises an MOS transistor 2 ′, either an n-MOS or a p-MOS transistor.
- the MOS transistor comprises a gate (usually a poly-silicon, a tungsten poylcide, a tungsten silicide, titanium silicide, cobalt silicide, or a salicide gate), a source, and a drain.
- CMOS sensors are bipolar transistors, DMOS (Diffused MOS), LDMOS (Lateral Diffused MOS), CCD (Charged-Coupled Device), CMOS sensors, photo-sensitive diodes, resistors (formed by the polysilicon layer or the diffusion area in the silicon substrate).
- the devices form various circuits, such as CMOS circuits, NMOS circuits, PMOS circuits, BiCMOS circuits, CMOS sensor circuits, DMOS power circuits, LDMOS circuits.
- the layer comprises the internal circuits 20 (comprising 21 , 22 , 23 and 24 ) in all embodiments; the regulator or voltage converter 41 in the first embodiment; the off-chip circuits 40 (comprising 42 and 43 ) in the third embodiment, and the ESD circuit 44 in the fourth embodiment.
- Reference number of 6 indicates a fine-line scheme, comprising fine-line metal layers 60 and fine-line via plugs 60 ′ in vias 30 ′ of fine-line dielectric layers 30 .
- the fine-line scheme 6 comprises fine line metals in all embodiments of this invention: (1) 611, 612, 614, 619, 619′, 621 , 622 , 624 and 629 of the first embodiment; (2) 631 , 632 and 634 of the second embodiment; (3) 631 , 632 , 634 , 639 , 639 ′, 6391 , 6391 ′, 6311 , 6321 and 6341 of the third embodiment; (4) 611 , 612 , 614 , 649 , 621 , 622 , 624 and 649 ′ of the fourth embodiment.
- the fine-line metal layers 60 can be aluminum or copper layers, or more specifically, sputtered aluminum layers or damascene copper layers.
- the fine-line metal scheme 6 can be (1) all fine-line metal layers 60 are aluminum layers, (2) all fine-line metal layers 60 are copper layers, (3) the bottom layers are aluminum layers and the top layers are copper layer, (4) the bottom layers are copper layers and the top layers are aluminum layers.
- Each of the fine-line metal layers 60 has thickness between 0.05 and 2 micrometers, preferred between 0.2 and 11m, with horizontal design rules (the width) of lines or traces between 20 nanometers and 15 micrometers, preferred 20 nanometers and 2 micrometers.
- the aluminum layer is usually formed by a physical vapor deposition (PVD) method, such as the sputtering method, and then patterned by depositing a photoresist layer with thickness between 0.1 and 4 ⁇ m, preferred 0.3 and 2 ⁇ m, followed by a wet or dry etching, preferred dry plasma etch (usually containing fluorine plasma).
- PVD physical vapor deposition
- a photoresist layer with thickness between 0.1 and 4 ⁇ m, preferred 0.3 and 2 ⁇ m, followed by a wet or dry etching, preferred dry plasma etch (usually containing fluorine plasma).
- an adhesion/barrier Ti, TiW, TiN or a composite layer of above metals
- TiN anti-reflection layer
- the vias 30 ′ are optionally filled with blanketed CVD tungsten deposition, followed by a chemical mechanical polishing (CMP) of the tungsten metal layer to form via plugs 60 ′.
- the copper layer is usually formed by electroplating method and damascene process as follows: (1) depositing a copper diffusion barrier layer (such as oxynitride or nitride layer of thickness between 0.05 and 0.25 ⁇ m); (2) depositing a dielectric layer 30 of a thickness between 0.1 and 2.5 ⁇ m, preferred between 0.3 and 1.5 ⁇ m by PECVD, spin-on coating, and/or High-Density Plasma (HDP) CVD methods; (3) patterning the dielectric layer 30 by depositing a photoresist layer with a thickness of between 0.1 and 4 ⁇ m, and preferably of between 0.3 and 2 ⁇ m, then exposing and developing the photoresist layer to form openings and/or trenches, and then stripping the photoresist layer; (4) depositing an adhesion/
- the adhesion/barrier layer comprises Ta, TaN, TiN, Ti or TiW or a composite layer formed by above materials.
- the electroplating seed layer, formed on the adhesion/barrier layer is usually a copper layer formed by sputtering Cu or CVD copper or a CVD Cu followed by a sputtering Cu; (5) electroplating a copper layer over the electroplating seed layer to a thickness between 0.05 and 2 ⁇ m, preferred between 0.2 and lam; (6) removing the electroplated copper layer, the electroplating seed layer and the adhesion/barrier layer not in the openings or trenches of the dielectric layer 30 by polishing (preferred chemical mechanical polishing, CMP) the wafer until the dielectric layer underlying the adhesion/barrier layer exposed.
- CMP chemical mechanical polishing
- a double-damascene process is used to form metal via plugs and metal traces, lines, or planes simultaneously with one electroplating process, one CMP process.
- Two photolithography processes, and two dielectric depositing processes are applied in the double-damascene process.
- the double-damascene process adds more process steps of deposing and patterning another layer of dielectrics between step (3) of patterning a dielectric layer and step (4) of depositing the metal layer in the above single damascene process.
- the dielectric layer 30 is formed by CVD (Chemical Vapor Deposition), PECVD (Plasma-Enhanced CVD), High-Density-Plasma (HDP) CVD, or a spin-on method.
- the materials of dielctric layers 30 comprise layers of silicon oxide, silicon nitride, silicon oxynitride, PECVD TEOS, Spin-On Glass (SOG, silicate-based or siloxane-based), Fluorinated Silicate Glass (FSG), or a low-K dielectric material such as Black Diamond (generated by machines of Applied Materials, Inc.), or ULK CORAL (generated by machines of Novellus Inc.), or SiLK (of IBM Corp.) low k dielectrics.
- the PECVD silicon oxide or PECVD TEOS or HDP oxide has a dielectric constant K between 3.5 and 4.5; the PECVD FSG or HDP FSG has a K value between 3.0 and 3.5, and the low K dielectric material has a K value between 1.5 and 3.0.
- the low K dielectric material such as Black Diamond, is porous, and comprises hydrogen and carbon in addition to silicon and oxygen, the formula is H w C x Si y O z .
- the fine-line dielectric layers 30 usually comprise inorganic materials, which is to achieve a thicker than 2 ⁇ m layer. Each of the dielectric layers 30 has a thickness between 0.05 and 2 ⁇ m.
- the vias 30 ′ in the dielectric layer 30 is formed by wet and/or dry etching with photoresist patterning, preferred dry etching.
- the dry etch species comprise fluorine plasma.
- Reference number of 5 indicates a passivation layer.
- the passivation layer 5 plays a very important role in this invention.
- the passivation layer 5 has been a major element in the IC industry. As described in “Silicon Processing in the VLSI era” Volume 2 , by S. Wolf, published by Lattice Press, 1990, the passivation layer 5 is used to be defined as the final layer in the conventional IC process, and is deposited over the entire top surface of the wafer.
- the passivation layer 5 is an insulating, protective layer that prevents mechanical and chemical damage during assembly and packaging. In addition to preventing mechanical scratch, it prevents the penetration of mobile ions, such as sodium, and transition metal, such as gold, copper, into the underlying IC devices.
- the passivation layer 5 usually comprises a silicon-nitride layer with a thickness of between 0.2 and 1.5 ⁇ m, and preferably of between 0.3 and 1.0 ⁇ m, and/or a silicon-oxynitride layer with a thickness of between 0.2 and 1.5 ⁇ m, and preferably of between 0.3 and 1.0 ⁇ m.
- Other materials used in the passivation layer 5 are PECVD silicon oxide, PETEOS oxide, phosphosilicate glass (PSG), borophosphos silicate glass (BPSG), high-density plasma (HDP) oxide.
- the passivation layer 5 may be formed by depositing an oxide layer with a thickness of between 0.1 and lm, and preferably of between 0.3 and 0.7 ⁇ m, and then depositing a nitride layer with a thickness of between 0.25 and 1.2 ⁇ m, and preferably of between 0.35 and 1 ⁇ m, on the oxide layer, wherein the oxide layer can be PECVD silicon oxide, PETEOS oxide or high-density plasma (HDP) oxide.
- This type of the passivation layer 5 is usually used for the case when the metal interconnection under the passivation layer 5 is formed by a process including an aluminum sputtering process and an aluminum etching process.
- the passivation layer 5 may be formed by depositing an oxynitride layer with a thickness of between 0.05 and 0.35 ⁇ m, and preferably of between 0.1 and 0.2 ⁇ m, next depositing a first oxide layer with a thickness of 0.2 and 1.2 ⁇ m, and preferably of between 0.3 and 0.6 ⁇ m, on the oxynitride layer, next depositing a nitride layer with a thickness of between 0.2 and 1.2 ⁇ m, and preferably of between 0.3 and 0.5 ⁇ m, on the first oxide layer, and then depositing a second oxide layer with a thickness of between 0.2 and 1.2 ⁇ m, and preferably of between 0.3 and 0.6 ⁇ m, on the nitride layer, wherein the first and second oxide layers can be PECVD silicon oxide, PETEOS oxide or high-density plasma (HDP) oxide.
- This type of passivation layer 5 is usually used for the case when the metal interconnection under the passivation layer 5 is formed by a
- the substrate 1 , the device layer 2 , the fine-line metal scheme 6 , the dielectric layer 30 and the passivation layer 5 can be applied to the first, second, third and fourth embodiments of this invention.
- Openings 50 are formed in the passivation layer 5 by wet and/or dry etching, preferred dry etching.
- the specification of the openings 50 and the process of forming the same can be applied to (1) openings 511 , 512 , 514 , 519 , 519 ′, 521 , 522 , 524 and 529 in the first embodiment; (2) openings 531 , 532 , 534 , 531 ′, 532 ′ and 534 ′ in the second embodiment; (3) openings 531 , 532 , 534 , 539 and 539 ′ in the third embodiment; (4) openings 511 , 512 , 514 , 549 , 549 ′, 521 , 522 , 524 , 559 and 559 ′ in the fourth embodiment.
- the width of the passivation opening 50 can be between 0.1 and 200 micrometers, between 1 and 100 ⁇ m or between 0.5 and 30 ⁇ m.
- the shape of the opening 50 from a top view may be a circle, and the diameter of the circle-shaped opening 50 may be between 0.1 and 30 ⁇ m or between 30 and 200 ⁇ m.
- the shape of the opening 50 from a top view may be a square, and the width of the square-shaped opening 50 may be between 0.1 and 30 ⁇ m or between 30 and 200 ⁇ m.
- the shape of the opening 50 from a top view may be a polygon, such as hexagon or octagon, and the polygon-shaped opening 50 may have a width of between 0.1 and 30 ⁇ m or between 30 and 200 ⁇ m.
- the shape of the opening 50 from a top view may be a rectangle, and the rectangle-shaped opening 50 may have a shorter width of between 0.1 and 30 ⁇ m or between 30 and 200 ⁇ m.
- the width of the openings 531 , 532 , 534 , 531 ′, 532 ′, 534 ′, 511 , 512 and 514 in the passivation layer 5 for the internal circuits 20 is between 0.1 and 100 ⁇ m, preferred between 0.1 and 30 ⁇ m.
- the passivation openings 519 , 519 ′ and 529 for the voltage regulator or voltage converter 41 , the passivation openings 539 and 539 ′ for the off-chip circuits 42 and 43 , or the passivation openings 549 , 549 ′, 559 and 559 ′ for the ESD circuit 44 may have a width greater than those of the openings 531 , 532 , 534 , 511 , 512 and 514 , in a range between 1 and 150 ⁇ m, preferred between 5 and 100 ⁇ m.
- the passivation openings 519 , 519 ′ and 529 for the voltage regulator or voltage converter 41 , the passivation openings 539 and 539 ′ for the off-chip circuits 42 and 43 , or the passivation openings 549 , 549 ′, 559 and 559 ′ for the ESD circuit 44 may have a width greater than those of the openings 531 , 532 and 534 , in a range between 0.1 and 30 ⁇ m.
- the passivation openings 50 expose metal pads of the top-most layer of fine-line metal layers 60 for electrical contacts of the over-passivation metals.
- the finished conventional chip 10 on a silicon wafer is fabricated using different generations of IC process technologies, such as 1 ⁇ m, 0.8 ⁇ m, 0.6 ⁇ m, 0.5 ⁇ m, 0.35 ⁇ m, 0.25 ⁇ m, 0.18 ⁇ m, 0.25 ⁇ m, 0.13 ⁇ m, 90 nm, 65 nm, 45 nm, 35 nm, 25 nm technologies, defined by the gate length or effective channel length of the MOS transistors 2 ′.
- the IC chip 10 on the silicon wafer is processed using photolithography process.
- the photolithography process comprises coating, exposing and developing the photoresist.
- the photoresist used to process the chip 10 has a thickness of between 0.1 and 4 ⁇ m.
- a 5 ⁇ stepper or a scanner exposes the phoresist.
- the 5 ⁇ means that the dimension on a photo mask (usual made of quartz) is reduced on the wafer when light beam is projected from the photo mask onto the wafer, and the dimension of a feature on the photo mask is 5 times of the dimension on the wafer.
- the scanner is used in advanced generations of IC process technologies, and is usually with 4 ⁇ dimension reduction to improve the resolution.
- the wavelength of the light beam used in the stepper or the scanner is 436 nm (g-line), 365 nm (i-line), 248 nm (Deep Ultraviolet, DUV), 193 nm (DUV), or 157 nm (DUV), or 13.5 nm (Extreme UW, EUV).
- the high-index immersion photolithography is also used to achieve fine-line features in the IC chip 10 .
- the conventional IC chip 10 in the silicon wafer is processed in a clean room with Class 10 or better, for example Class 1 .
- a Class 10 clean room allows maximum number of particles per cubic foot: 1 larger than 1 ⁇ m, 10 larger than 0.5 ⁇ m, 30 larger than 0.3 ⁇ m, 75 larger than 0.2 ⁇ m, 350 larger than 0.1 ⁇ m, while a Class 1 clean room allows maximum number of particles per cubic foot: 1 larger than 0.5 ⁇ m, 3 larger than 0.3 ⁇ m, 7 larger than 0.2 ⁇ m, 35 larger than 0.1 ⁇ m.
- a metal cap 66 comprising 661 , 662 , 664 , 669 and 669 ′, is used to protect the exposed copper pad from corrosion, and also can be used for wirebonding in the conventional IC chip 10 , as shown in FIG. 15B .
- the metal cap 66 having a thickness of between 0.4 and 3 ⁇ m comprises an aluminum-containing layer (such as aluminum layer, aluminum-copper alloy layer or Al—Si—Cu alloy layer), a gold layer, a Ti layer, a TiW layer, a Ta layer, a TaN layer, or a Ni layer.
- the metal cap 66 is an aluminum-containing layer (such as aluminum layer, aluminum-copper alloy layer or Al—Si—Cu alloy layer)
- a barrier layer having a thickness of between 0.01 and 0.7 ⁇ m is formed between the copper pad and the aluminum cap 66 , and the barrier layer comprises Ti, TiW, TiN, Ta, TaN, Cr or Ni.
- a barrier layer having a thickness of between 0.01 and 0.7 ⁇ m can be formed on the copper pad exposed by the opening 50 , and an aluminum-containing layer having a thickness of between 0.4 and 3 ⁇ m is formed on the barrier layer, wherein the barrier layer may be made of titanium, a titanium-tungsten alloy, titanium nitride, tantalum, tantalum nitride, chromium or alloy of refractory metal, and the aluminum-containing layer may be an aluminum layer, an aluminum-copper alloy layer or an Al—Si—Cu alloy layer.
- the IC chip 10 with metal caps 66 can be used as options in all embodiments in this invention.
- FIGS. 15C-15K show process steps of fabricating an over-passivation scheme 8 over the conventional IC chip 10 shown in FIG. 15A or FIG. 15B .
- the process steps shown in FIGS. 15C-15K are used to form the structure shown in FIG. 10E , for example, with two layers of over-passivation metals, and with a complete design architecture for interconnecting the internal circuits 20 and off-chip circuits 40 .
- This example shows two over-passivation metal layers, while one metal layer, three metal layers, four metal layers or more metal layers over the passivation layer 5 can be formed using the same or similar methods, and the same or similar specification described in FIGS. 15C-15K .
- the following description and specification apply to all embodiments in this invention.
- an over-passivation scheme 8 is formed over a starting material, which is a chip 10 (described in FIG. 15A or FIG. 15B ) fabricated in a conventional IC fab.
- the over-passivation scheme 8 comprises over-passivation metals 80 and over-passivation polymers or insulators 90 .
- the over-passivation metals 80 comprise one, two, three, four or more metal layers. In the example of comprising two metal layers, the over-passivation metals 80 comprise a first metal layer 801 and a second metal layer 802 .
- the specification of the first metal layer 801 and the process of forming the same can be applied to (1) 811 and 821 in the first embodiment; (2) 831 in the second embodiment; (3) 831 in the third embodiment; (4) 811 and 821 in the fourth embodiment.
- the specification of the second metal layer 802 and the process of forming the same can be applied to (1) 812 in the first embodiment; (2) 832 in the second embodiment; (3) 832 in the third embodiment; (4) 812 in the fourth embodiment.
- the metals used in the over-passivation metal layers 80 are mainly copper, gold, silver, palladium, rhodium, platinum, ruthenium, and nickel.
- the metal line, trace, or plane in the over-passivation metal scheme 80 usually comprises composite layers of metals in a stack.
- the cross-section in FIG. 15K show two composite layers 8001 and 8002 in each of the over-passivation metal layers 80 , which can be applied to as the two composite layers 8111 and 8112 of the patterned circuit layer 811 , respectively, in FIGS. 3B , 14 B and 14 D, as the two composite layers 8211 and 8212 of the patterned circuit layer 821 , respectively, in FIGS.
- FIGS. 3C and 14C as the two composite layers 8121 and 8122 of the patterned circuit layer 812 , respectively, in FIGS. 3C and 14C , as the two composite layers 8311 and 8312 of the patterned circuit layer 831 , respectively, in FIGS. 7B , 7 C, 7 D, 10 B, 10 C, 10 D, 10 E, 10 F, 10 G, 10 H and 10 I, and as the two composite layers 8321 and 8322 of the patterned circuit layer 832 , respectively, in FIGS. 7C , 10 C and 10 E.
- each over-passivation metal layers 80 is an adhesion/barrier/seed layer 8001 (comprising 8011 and 8021 ), comprising an adhesion/barrier layer (not shown) and a seed layer (not shown) on the adhesion/barrier layer.
- adhesion/barrier/seed layers 8001 (comprising 8011 and 8021 ) and the process of forming the same can be applied to (1) adhesion/barrier/seed layers 8111 , 8121 and 8211 in the first embodiment; (2) adhesion/barrier/seed layers 8311 and 8321 in the second embodiment; (3) adhesion/barrier/seed layers 8311 and 8321 in the third embodiment; (4) adhesion/barrier/seed layers 8111 , 8211 and 8121 in the fourth embodiment.
- the top layer of each over-passivation metal layers 80 is a conduction bulk metal layer 8002 , comprising 8012 and 8022 .
- conduction bulk metal layers 8002 (comprising 8012 and 8022 ) and the process of forming the same can be applied to (1) conduction bulk metal layers 8112 , 8122 and 8212 in the first embodiment; (2) conduction bulk metal layers 8312 and 8322 in the second embodiment; (3) conduction bulk metal layers 8312 and 8322 in the third embodiment; (4) conduction bulk metal layers 8112 , 8212 and 8122 in the fourth embodiment.
- the material of the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8001 can be Ti (titanium), W, Co, Ni, TiN (titanium nitride), TiW (titanium-tungsten alloy), V, Cr (chromium), Cu, CrCu, Ta (tantalum), TaN (tantalum nitride), or alloy or composite layer of above materials.
- the adhesion/barrier layer can be formed by electroplating, electroless plating, chemical vapor deposition (CVD), or PVD (such as sputtering or evaporation), preferred deposited by PVD (physical vapour deposition) such as metal sputtering process.
- the thickness of the adhesion/barrier layer is between 0.02 and 0.8 ⁇ m, preferred between 0.05 and 0.5 ⁇ m.
- the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8011 may be formed by sputtering a titanium layer with a thickness of between 0.02 and 0.8 ⁇ m, and preferably of between 0.05 and 0.5 ⁇ m, on a polymer layer 95 and on pads, principally made of aluminum, exposed by openings 950 in the polymer layer 95 .
- the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8011 may be formed by sputtering a titanium-tungsten-alloy layer with a thickness of between 0.02 and 0.8 ⁇ m, and preferably of between 0.05 and 0.5 ⁇ m, on the polymer layer 95 and on the pads, principally made of aluminum, exposed by the openings 950 in the polymer layer 95 .
- the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8011 may be formed by sputtering a titanium-nitride layer with a thickness of between 0.02 and 0.8 ⁇ m, and preferably of between 0.05 and 0.5 ⁇ m, on the polymer layer 95 and on the pads, principally made of aluminum, exposed by the openings 950 in the polymer layer 95 .
- the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8011 may be formed by sputtering a chromium layer with a thickness of between 0.02 and 0.8 ⁇ m, and preferably of between 0.05 and 0.5 ⁇ m, on the polymer layer 95 and on the pads, principally made of aluminum, exposed by the openings 950 in the polymer layer 95 .
- the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8011 may be formed by sputtering a tantalum-nitride layer with a thickness of between 0.02 and 0.8 ⁇ m, and preferably of between 0.05 and 0.5 ⁇ m, on the polymer layer 95 and on the pads, principally made of aluminum, exposed by the openings 950 in the polymer layer 95 .
- the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8011 may be formed by sputtering a tantalum layer with a thickness of between 0.02 and 0.8 ⁇ m, and preferably of between 0.05 and 0.5 ⁇ m, on the polymer layer 95 and on the pads, principally made of aluminum, exposed by the openings 950 in the polymer layer 95 .
- the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8011 may be formed by sputtering a titanium layer with a thickness of between 0.02 and 0.8 ⁇ m, and preferably of between 0.05 and 0.5 ⁇ m, on the polymer layer 95 and on the pads, principally made of copper, exposed by the openings 950 in the polymer layer 95 .
- the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8011 may be formed by sputtering a titanium-tungsten-alloy layer with a thickness of between 0.02 and 0.8 ⁇ m, and preferably of between 0.05 and 0.5 ⁇ m, on the polymer layer 95 and on the pads, principally made of copper, exposed by the openings 950 in the polymer layer 95 .
- the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8011 may be formed by sputtering a titanium-nitride layer with a thickness of between 0.02 and 0.8 ⁇ m, and preferably of between 0.05 and 0.5 ⁇ m, on the polymer layer 95 and on the pads, principally made of copper, exposed by the openings 950 in the polymer layer 95 .
- the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8011 may be formed by sputtering a chromium layer with a thickness of between 0.02 and 0.8 ⁇ m, and preferably of between 0.05 and 0.5 ⁇ m, on the polymer layer 95 and on the pads, principally made of copper, exposed by the openings 950 in the polymer layer 95 .
- the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8011 may be formed by sputtering a tantalum-nitride layer with a thickness of between 0.02 and 0.8 ⁇ m, and preferably of between 0.05 and 0.5 ⁇ m, on the polymer layer 95 and on the pads, principally made of copper, exposed by the openings 950 in the polymer layer 95 .
- the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8011 may be formed by sputtering a tantalum layer with a thickness of between 0.02 and 0.8 ⁇ m, and preferably of between 0.05 and 0.5 ⁇ m, on the polymer layer 95 and on the pads, principally made of copper, exposed by the openings 950 in the polymer layer 95 .
- the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8011 may be formed by sputtering a titanium layer with a thickness of between 0.02 and 0.8 ⁇ m, and preferably of between 0.05 and 0.5 ⁇ m, on the polymer layer 95 and on the aluminum-containing layer (such as aluminum layer, aluminum-copper alloy layer or Al—Si—Cu alloy layer), exposed by the openings 950 in the polymer layer 95 , of the metal caps 66 over the copper pads.
- a titanium layer with a thickness of between 0.02 and 0.8 ⁇ m, and preferably of between 0.05 and 0.5 ⁇ m on the polymer layer 95 and on the aluminum-containing layer (such as aluminum layer, aluminum-copper alloy layer or Al—Si—Cu alloy layer), exposed by the openings 950 in the polymer layer 95 , of the metal caps 66 over the copper pads.
- the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8011 may be formed by sputtering a titanium-tungsten-alloy layer with a thickness of between 0.02 and 0.8 ⁇ m, and preferably of between 0.05 and 0.5 ⁇ m, on the polymer layer 95 and on the aluminum-containing layer (such as aluminum layer, aluminum-copper alloy layer or Al—Si—Cu alloy layer) of the metal caps 66 , exposed by the openings 950 in the polymer layer 95 , over the copper pads.
- a titanium-tungsten-alloy layer with a thickness of between 0.02 and 0.8 ⁇ m, and preferably of between 0.05 and 0.5 ⁇ m, on the polymer layer 95 and on the aluminum-containing layer (such as aluminum layer, aluminum-copper alloy layer or Al—Si—Cu alloy layer) of the metal caps 66 , exposed by the openings 950 in the polymer layer 95 , over the copper pads.
- the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8011 may be formed by sputtering a titanium-nitride layer with a thickness of between 0.02 and 0.8 ⁇ m, and preferably of between 0.05 and 0.5 ⁇ m, on the polymer layer 95 and on the aluminum-containing layer (such as aluminum layer, aluminum-copper alloy layer or Al—Si—Cu alloy layer), exposed by the openings 950 in the polymer layer 95 , of the metal caps 66 over the copper pads.
- a titanium-nitride layer with a thickness of between 0.02 and 0.8 ⁇ m, and preferably of between 0.05 and 0.5 ⁇ m, on the polymer layer 95 and on the aluminum-containing layer (such as aluminum layer, aluminum-copper alloy layer or Al—Si—Cu alloy layer), exposed by the openings 950 in the polymer layer 95 , of the metal caps 66 over the copper pads.
- the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8011 may be formed by sputtering a chromium layer with a thickness of between 0.02 and 0.8 ⁇ m, and preferably of between 0.05 and 0.5 ⁇ m, on the polymer layer 95 and on the aluminum-containing layer (such as aluminum layer, aluminum-copper alloy layer or Al—Si—Cu alloy layer) of the metal caps 66 , exposed by the openings 950 in the polymer layer 95 , over the copper pads.
- a chromium layer with a thickness of between 0.02 and 0.8 ⁇ m, and preferably of between 0.05 and 0.5 ⁇ m, on the polymer layer 95 and on the aluminum-containing layer (such as aluminum layer, aluminum-copper alloy layer or Al—Si—Cu alloy layer) of the metal caps 66 , exposed by the openings 950 in the polymer layer 95 , over the copper pads.
- the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8011 may be formed by sputtering a tantalum-nitride layer with a thickness of between 0.02 and 0.8 ⁇ m, and preferably of between 0.05 and 0.5 ⁇ m, on the polymer layer 95 and on the aluminum-containing layer (such as aluminum layer, aluminum-copper alloy layer or Al—Si—Cu alloy layer), exposed by the openings 950 in the polymer layer 95 , of the metal caps 66 over the copper pads.
- a tantalum-nitride layer with a thickness of between 0.02 and 0.8 ⁇ m, and preferably of between 0.05 and 0.5 ⁇ m, on the polymer layer 95 and on the aluminum-containing layer (such as aluminum layer, aluminum-copper alloy layer or Al—Si—Cu alloy layer), exposed by the openings 950 in the polymer layer 95 , of the metal caps 66 over the copper pads.
- the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8011 may be formed by sputtering a tantalum layer with a thickness of between 0.02 and 0.8 ⁇ m, and preferably of between 0.05 and 0.5 ⁇ m, on the polymer layer 95 and on the aluminum-containing layer (such as aluminum layer, aluminum-copper alloy layer or Al—Si—Cu alloy layer) of the metal caps 66 , exposed by the openings 950 in the polymer layer 95 , over the copper pads.
- a tantalum layer with a thickness of between 0.02 and 0.8 ⁇ m, and preferably of between 0.05 and 0.5 ⁇ m, on the polymer layer 95 and on the aluminum-containing layer (such as aluminum layer, aluminum-copper alloy layer or Al—Si—Cu alloy layer) of the metal caps 66 , exposed by the openings 950 in the polymer layer 95 , over the copper pads.
- the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8021 may be formed by sputtering a titanium layer with a thickness of between 0.02 and 0.8 ⁇ m, and preferably of between 0.05 and 0.5 ⁇ m, on a polymer layer 98 and on a gold layer of the conduction bulk layer 8012 exposed by openings 980 in the polymer layer 98 .
- the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8021 may be formed by sputtering a titanium-tungsten-alloy layer with a thickness of between 0.02 and 0.8 ⁇ m, and preferably of between 0.05 and 0.5 ⁇ m, on the polymer layer 98 and on the gold layer of the conduction bulk layer 8012 exposed by the openings 980 in the polymer layer 98 .
- the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8021 may be formed by sputtering a titanium-nitride layer with a thickness of between 0.02 and 0.8 ⁇ m, and preferably of between 0.05 and 0.5 ⁇ m, on the polymer layer 98 and on the gold layer of the conduction bulk layer 8012 exposed by the openings 980 in the polymer layer 98 .
- the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8021 may be formed by sputtering a chromium layer with a thickness of between 0.02 and 0.8 ⁇ m, and preferably of between 0.05 and 0.5 ⁇ m, on the polymer layer 98 and on the gold layer of the conduction bulk layer 8012 exposed by the openings 980 in the polymer layer 98 .
- the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8021 may be formed by sputtering a tantalum-nitride layer with a thickness of between 0.02 and 0.8 ⁇ m, and preferably of between 0.05 and 0.5 ⁇ m, on the polymer layer 98 and on the gold layer of the conduction bulk layer 8012 exposed by the openings 980 in the polymer layer 98 .
- the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8021 may be formed by sputtering a tantalum layer with a thickness of between 0.02 and 0.8 ⁇ m, and preferably of between 0.05 and 0.5 ⁇ m, on the polymer layer 98 and on the gold layer of the conduction bulk layer 8012 exposed by the openings 980 in the polymer layer 98 .
- the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8021 may be formed by sputtering a titanium layer with a thickness of between 0.02 and 0.8 ⁇ m, and preferably of between 0.05 and 0.5 ⁇ m, on a polymer layer 98 and on a copper layer of the conduction bulk layer 8012 exposed by multiple openings 980 in the polymer layer 98 .
- the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8021 may be formed by sputtering a titanium-tungsten-alloy layer with a thickness of between 0.02 and 0.8 ⁇ m, and preferably of between 0.05 and 0.5 ⁇ m, on the polymer layer 98 and on the copper layer of the conduction bulk layer 8012 exposed by the openings 980 in the polymer layer 98 .
- the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8021 may be formed by sputtering a titanium-nitride layer with a thickness of between 0.02 and 0.8 ⁇ m, and preferably of between 0.05 and 0.5 ⁇ m, on the polymer layer 98 and on the copper layer of the conduction bulk layer 8012 exposed by the openings 980 in the polymer layer 98 .
- the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8021 may be formed by sputtering a chromium layer with a thickness of between 0.02 and 0.8 ⁇ m, and preferably of between 0.05 and 0.5 ⁇ m, on the polymer layer 98 and on the copper layer of the conduction bulk layer 8012 exposed by the openings 980 in the polymer layer 98 .
- the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8021 may be formed by sputtering a tantalum-nitride layer with a thickness of between 0.02 and 0.8 ⁇ m, and preferably of between 0.05 and 0.5 ⁇ m, on the polymer layer 98 and on the copper layer of the conduction bulk layer 8012 exposed by the openings 980 in the polymer layer 98 .
- the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8021 may be formed by sputtering a tantalum layer with a thickness of between 0.02 and 0.8 ⁇ m, and preferably of between 0.05 and 0.5 ⁇ m, on the polymer layer 98 and on the copper layer of the conduction bulk layer 8012 exposed by the openings 980 in the polymer layer 98 .
- the seed layer at the top of the adhesion/barrier/seed layer 8001 , for the subsequent electroplating process usually formed by electroplating, electroless, CVD, or PVD (such as sputtering), preferred deposited by PVD such as metal sputtering process.
- the material used for the seed layer usually made of the same metal material as the conduction bulk metal formed in the subsequent electroplating process, can be Au, Cu, Ag, Ni, Pd, Rh, Pt or Ru.
- the material of the seed layer varies with the material of the electroplated metal layer formed on the seed layer. When a gold layer is to be electroplated on the seed layer, gold is a preferable material to the seed layer. When a copper layer is to be electroplated on the seed layer, copper is a preferable material to the seed layer.
- the thickness of the electroplating seed layer is between 0.05 and 1.2 ⁇ m, preferred between 0.05 and 0.8 ⁇ m.
- the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8001 is formed by sputtering a titanium layer with a thickness of between 0.02 and 0.8 ⁇ m, and preferably of between 0.05 and 0.5 ⁇ m
- the seed layer at the top of the adhesion/barrier/seed layer 8001 can be formed by sputtering a gold layer with a thickness of between 0.05 and 1.2 ⁇ m, and preferably of between 0.05 and 0.8 ⁇ m, on the titanium layer.
- the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8001 is formed by sputtering a titanium-tungsten-alloy layer with a thickness of between 0.02 and 0.8 ⁇ m, and preferably of between 0.05 and 0.5 ⁇ m
- the seed layer at the top of the adhesion/barrier/seed layer 8001 can be formed by sputtering a gold layer with a thickness of between 0.05 and 1.2 ⁇ m, and preferably of between 0.05 and 0.8 ⁇ m, on the titanium-tungsten-alloy layer.
- the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8001 is formed by sputtering a titanium-nitride layer with a thickness of between 0.02 and 0.8 ⁇ m, and preferably of between 0.05 and 0.5 ⁇ m
- the seed layer at the top of the adhesion/barrier/seed layer 8001 can be formed by sputtering a gold layer with a thickness of between 0.05 and 1.2 ⁇ m, and preferably of between 0.05 and 0.8 ⁇ m, on the titanium-nitride layer.
- the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8001 is formed by sputtering a chromium layer with a thickness of between 0.02 and 0.8 ⁇ m, and preferably of between 0.05 and 0.5 ⁇ m
- the seed layer at the top of the adhesion/barrier/seed layer 8001 can be formed by sputtering a gold layer with a thickness of between 0.05 and 1.2 ⁇ m, and preferably of between 0.05 and 0.8 ⁇ m, on the chromium layer.
- the seed layer at the top of the adhesion/barrier/seed layer 8001 can be formed by sputtering a gold layer with a thickness of between 0.05 and 1.2 ⁇ m, and preferably of between 0.05 and 0.8 ⁇ m, on the tantalum-nitride layer.
- the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8001 is formed by sputtering a tantalum layer with a thickness of between 0.02 and 0.8 ⁇ m, and preferably of between 0.05 and 0.5 ⁇ m
- the seed layer at the top of the adhesion/barrier/seed layer 8001 can be formed by sputtering a gold layer with a thickness of between 0.05 and 1.2 ⁇ m, and preferably of between 0.05 and 0.8 ⁇ m, on the tantalum layer.
- the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8001 is formed by sputtering a titanium layer with a thickness of between 0.02 and 0.8 ⁇ m, and preferably of between 0.05 and 0.5 ⁇ m
- the seed layer at the top of the adhesion/barrier/seed layer 8001 can be formed by sputtering a copper layer with a thickness of between 0.05 and 1.2 ⁇ m, and preferably of between 0.05 and 0.8 ⁇ m, on the titanium layer.
- the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8001 is formed by sputtering a titanium-tungsten-alloy layer with a thickness of between 0.02 and 0.8 ⁇ m, and preferably of between 0.05 and 0.5 ⁇ m
- the seed layer at the top of the adhesion/barrier/seed layer 8001 can be formed by sputtering a copper layer with a thickness of between 0.05 and 1.2 ⁇ m, and preferably of between 0.05 and 0.8 ⁇ m, on the titanium-tungsten-alloy layer.
- the seed layer at the top of the adhesion/barrier/seed layer 8001 can be formed by sputtering a copper layer with a thickness of between 0.05 and 1.2 ⁇ m, and preferably of between 0.05 and 0.8 ⁇ m, on the titanium-nitride layer.
- the seed layer at the top of the adhesion/barrier/seed layer 8001 can be formed by sputtering a copper layer with a thickness of between 0.05 and 1.2 ⁇ m, and preferably of between 0.05 and 0.8 ⁇ m, on the chromium layer.
- the seed layer at the top of the adhesion/barrier/seed layer 8001 can be formed by sputtering a copper layer with a thickness of between 0.05 and 1.2 ⁇ m, and preferably of between 0.05 and 0.8 ⁇ m, on the tantalum-nitride layer.
- the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8001 is formed by sputtering a tantalum layer with a thickness of between 0.02 and 0.8 ⁇ m, and preferably of between 0.05 and 0.5 ⁇ m
- the seed layer at the top of the adhesion/barrier/seed layer 8001 can be formed by sputtering a copper layer with a thickness of between 0.05 and 1.2 ⁇ m, and preferably of between 0.05 and 0.8 ⁇ m, on the tantalum layer.
- the conduction bulk layer 8002 is formed for the low resistance conduction, usually formed by electroplating, with a thickness between 2 and 100m, preferred between 3 and 20 ⁇ m.
- the metal material of the conduction bulk layer 8002 formed by a process including an electroplating process or an electroless plating process, comprises Au, Cu, Ag, Ni, Pd, Rh, Pt or Ru.
- the conduction bulk layer 8002 may be formed by electroplating a gold layer with a thickness of between 2 and 100 ⁇ m, and preferably of between 3 and 20 ⁇ m, on the seed layer, made of gold, at the top of the adhesion/barrier/seed layer 8001 .
- the conduction bulk layer 8002 may be formed by electroplating a copper layer with a thickness of between 2 and 100m, and preferably of between 3 and 20 ⁇ m, on the seed layer, made of copper, at the top of the adhesion/barrier/seed layer 8001 .
- the conduction bulk layer 8002 may be formed by electroplating a copper layer with a thickness of between 1.5 and 90 ⁇ m, and preferably of between 2.5 and 10 ⁇ m, on the seed layer, made of copper, at the top of the adhesion/barrier/seed layer 8001 , and then electroplating a gold layer with a thickness of between 0.5 and 10 ⁇ m on the copper layer, wherein the thickness of the copper layer and the gold layer is between 2 and 100 ⁇ m, and preferably of between 3 and 20 ⁇ m.
- the conduction bulk layer 8002 may be formed by electroplating a copper layer with a thickness of between 3 and 20 ⁇ m, and preferably of between 3 and 15 ⁇ m, on the seed layer, made of copper, at the top of the adhesion/barrier/seed layer 8001 , then electroplating a nickel layer with a thickness of between 0.5 and 5 ⁇ m, and preferably of between 1 and 3 ⁇ m, on the copper layer, and then electroplating a gold layer with a thickness of between 0.03 and 0.5 ⁇ m, and preferably of between 0.05 and 0.1 ⁇ m, on the nickel layer.
- the conduction bulk layer 8002 may be formed by electroplating a copper layer with a thickness of between 3 and 20 ⁇ m, and preferably of between 3 and 15 ⁇ m, on the seed layer, made of copper, at the top of the adhesion/barrier/seed layer 8001 , then electroplating a nickel layer with a thickness of between 0.5 and 5 ⁇ m, and preferably of between 1 and 3 ⁇ m, on the copper layer, and then electroless plating a gold layer with a thickness of between 0.03 and 0.5 ⁇ m, and preferably of between 0.05 and 0.1 ⁇ m, on the nickel layer.
- the conduction bulk layer 8002 may be formed by electroplating a copper layer with a thickness of between 3 and 20 ⁇ m, and preferably of between 3 and 15 ⁇ m, on the seed layer, made of copper, at the top of the adhesion/barrier/seed layer 8001 , then electroplating a nickel layer with a thickness of between 0.5 and 5 ⁇ m, and preferably of between 1 and 3 ⁇ m, on the copper layer, and then electroplating a palladium layer with a thickness of between 0.03 and 0.5 ⁇ m, and preferably of between 0.05 and 0.1 ⁇ m, on the nickel layer.
- the conduction bulk layer 8002 may be formed by electroplating a copper layer with a thickness of between 3 and 20 ⁇ m, and preferably of between 3 and 15 ⁇ m, on the seed layer, made of copper, at the top of the adhesion/barrier/seed layer 8001 , then electroplating a nickel layer with a thickness of between 0.5 and 5 ⁇ m, and preferably of between 1 and 3 ⁇ m, on the copper layer, and then electroless plating a palladium layer with a thickness of between 0.03 and 0.5 ⁇ m, and preferably of between 0.05 and 0.1 ⁇ m, on the nickel layer.
- a cap/barrier metal layer (not shown) for protection or diffusion barrier purpose is added.
- the cap/barrier layer can be formed by electroplating, electroless plating, CVD or PVD sputtered metal, preferred deposited by electroplating.
- the thickness of the cap/barrier layer is of a range between 0.05 and 5 ⁇ m, preferred 0.5 and 3 ⁇ m.
- the cap/barrier layer can be a Ni, Co or V layer.
- an assembly-contact layer (not shown) over the conduction bulk metal layer 8002 and the cap/barrier layer (not shown) for assembly or packaging purpose, especially for the top-most metal layer of the over-passivation metals 80 (in one or more metal layers with polymer dielectric between two adjacent metal layers).
- Openings 990 (comprising 9919 and 9929 in the first embodiment, 9939 and 9939 ′ in the third embodiment, 9949 and 9949 ′ in the fourth embodiment) in the top-most polymer layer 99 expose the surface of pads 8000 (comprising 8110 and 8120 in the first embodiment, 8310 and 8320 in the third embodiment, 8110 and 8120 in the fourth embodiment) of the topmost over-passivation metal layer.
- the assembly-contact metal layer is wirebondable and/or solder wettable used for wirebonding, gold connection, solder ball mounting, and/or solder connection.
- the assembly-contact metal layer can be Au, Ag, Pt, Pd, Rh or Ru.
- Joining to the assembly-contact metal layer exposed by the polymer openings 900 can be a bonding wire, a solder ball (solder ball mounting), a metal ball (metal ball mounting), a metal bumps on the other substrate or chip, a gold bump on the other substrate or chip, a metal post on the other substrate or chip, a copper post on the other substrate or chip.
- solder ball solder ball mounting
- metal ball metal ball mounting
- metal bumps on the other substrate or chip a gold bump on the other substrate or chip
- a metal post on the other substrate or chip a copper post on the other substrate or chip.
- the over-passivation metal lines, traces or planes can be, as some examples, one of the following stacks, from bottom to top: (1) TiW/sputtered seed Au/electroplated Au, (2) Ti/sputtered seed Au/electroplated Au, (3) Ta/sputtered seed Au/electroplated Au, (4) Cr/sputtered seed Cu/electroplated Cu, (5) TiW/sputtered seed Cu/electroplated Cu, (6) Ta/sputtered seed Cu/electroplated Cu, (7) Ti/sputtered seed Cu/electroplated Cu, (8) Cr.
- over-passivation metal layers 80 has thickness between 2 and 150 ⁇ m, preferred between 3 and 20 ⁇ m, with horizontal design rules (the width) of over-passivation metal lines or traces between 1 and 200 ⁇ m, preferred 2 and 50 ⁇ m.
- An over-passivation metal plane is also preferred, particularly for power, or ground plane, with a width greater than 200 ⁇ m.
- the minimum space between two adjacent metal lines, traces and/or planes is between 1 and 500 ⁇ m, preferred 2 and 150 ⁇ m.
- the metal lines, traces or planes can only comprise sputtered aluminum with thickness between 2 and 6 ⁇ m, preferred between 3 and 5 ⁇ m, with an optional adhesion/barrier layer (comprising Ti, TiW, TiN, Ta or TaN layer) under the aluminum layer.
- an optional adhesion/barrier layer comprising Ti, TiW, TiN, Ta or TaN layer
- a contact structure 89 is formed over the pad 8000 , exposed by the opening 990 , of the over-passivation metal scheme 80 .
- the contact structure 89 can be a metal bump, a solder bump, a solder ball, a gold bump, a copper bump, a metal pad, a solder pad, a gold pad, a metal post, a solder post, a gold post or a copper post.
- Under the contact structure 89 is an adhesion/barrier layer 891 .
- the adhesion/barrier layer 891 comprises Au, Ti, TiW, TiN, Cr, Cu, CrCu, Ta, TaN, Ni, NiV, V or Co layer, or composite layers of the above materials.
- the preferred stacks of the contact structure 89 (including adhesion/barrier layer 891 ), from the bottom to the top are (1) Ti/Au pad (Au layer thickness 1-10 ⁇ m), (2) TiW/Au pad (Au layer thickness 1-10 ⁇ m), (3) Ni/Au pad (Ni layer thickness 0.5-10 ⁇ m, Au layer thickness 0.2-10 ⁇ m), (4) Ti/Au bump (Au layer thickness 7-40 ⁇ m), (5) TiW/Au bump (Au layer thickness 7-40 ⁇ m), (6) Ni/Au bump (Ni layer thickness 0.5-10 ⁇ m, Au layer thickness 7-40 ⁇ m), (7) Ti, TiW or Cr/Cu/Ni/Au pad, (copper layer thickness 0.1-10 ⁇ m, Au layer thickness 0.2-10 ⁇ m), (8) Ti, TiW, Cr.
- the assembly methods can be wirebonding, TAB bonding, chip-on-glass (COG), chip-on-board (COB), flip chip on BGA substrate, chip-on-film (COF), chip-on-chip stack interconnection, chip-on-Si-substrate stack interconnection and etc.
- the adhesion/barrier layer 891 and the contact structure 89 may be formed by sputtering a titanium-containing layer, such as titanium layer or titanium-tungsten-alloy layer, with a thickness of between 0.02 and 0.8 ⁇ m, and preferably of between 0.05 and 0.5 ⁇ m, on the polymer layer 99 and on the copper layer, nickel layer or gold layer of the pad 8000 exposed by the opening 990 , then sputtering a seed layer, made of gold, with a thickness of between 0.05 and 1.2 ⁇ m, and preferably of between 0.05 and 0.8 ⁇ m, on the titanium-containing layer, then spin-on coating a photoresist layer, such as positive-type photoresist layer, on the seed layer, then exposing the photoresist layer using a 1 ⁇ stepper or 1 ⁇ contact aligner with at least two of G-line having a wavelength ranging from 434 to 438 nm, H-line having a wavelength ranging from 403 to 407 nm, and
- the seed layer of gold can be etched with an iodine-containing solution, such as solution containing potassium iodide.
- an iodine-containing solution such as solution containing potassium iodide.
- the titanium-containing layer is titanium layer
- the titanium layer can be wet etched with a solution containing hydrogen fluoride.
- the titanium-containing layer is titanium-tungsten-alloy layer
- the titanium-tungsten-alloy layer can be wet etched with a solution containing hydrogen peroxide.
- the seed layer of gold can be removed with an ion milling process or with an Ar sputtering etching process, and the titanium-containing layer can be etched with a chlorine-containing plasma etching process or with an RIE process.
- the adhesion/barrier metal layer 891 can be formed of the titanium-containing layer and the seed layer, made of gold, on the titanium-containing layer, and the contact structure 89 can be formed of gold that is on the seed layer of the adhesion/seed layer 891 .
- the adhesion/barrier layer 891 and the contact structure 89 may be formed by sputtering a titanium-containing layer, such as titanium layer or titanium-tungsten-alloy layer, with a thickness of between 0.02 and 0.8 ⁇ m, and preferably of between 0.05 and 0.5 ⁇ m, on the polymer layer 99 and on the copper layer, nickel layer or gold layer of the pad 8000 exposed by the opening 990 , then sputtering a seed layer, made of copper, with a thickness of between 0.05 and 1.2 ⁇ m, and preferably of between 0.05 and 0.8 ⁇ m, on the titanium-containing layer, then spin-on coating a photoresist layer, such as positive-type photoresist layer, on the seed layer, then exposing the photoresist layer using a 1 ⁇ stepper or 1 ⁇ contact aligner with at least two of G-line having a wavelength ranging from 434 to 438 nm, H-line having a wavelength ranging from 403 to 407 nm, and
- the seed layer of copper can be etched with a solution containing NH 4 OH.
- the titanium-containing layer is titanium layer
- the titanium layer can be wet etched with a solution containing hydrogen fluoride.
- the titanium-containing layer is titanium-tungsten-alloy layer
- the titanium-tungsten-alloy layer can be wet etched with a solution containing hydrogen peroxide.
- the seed layer of copper can be removed with an Ar sputtering etching process, and the titanium-containing layer can be etched with a chlorine-containing plasma etching process or with an RIE process.
- the adhesion/barrier layer 891 can be formed of the titanium-containing layer and the seed layer, made of copper, on the titanium-containing layer
- the contact structure 89 can be formed of the copper layer on the seed layer, the nickel layer on the copper layer, and the tin-containing layer on the nickel layer[0024]
- the adhesion/barrier layer 891 and the contact structure 89 may be formed by sputtering a chromium layer with a thickness of between 0.02 and 0.8 ⁇ m, and preferably of between 0.05 and 0.5 ⁇ m, on the polymer layer 99 and on the copper layer, nickel layer or gold layer of the pad 8000 exposed by the opening 990 , then sputtering a seed layer, made of copper, with a thickness of between 0.05 and 1.2 ⁇ m, and preferably of between 0.05 and 0.8 ⁇ m, on the chromium layer, then spin-on coating a photoresist layer, such as positive-type photoresist layer, on the seed layer,
- the seed layer of copper can be etched with a solution containing NH 4 OH, and the chromium layer can be etched with a solution containing potassium ferricyanide.
- the seed layer of copper can be removed with an Ar sputtering etching process.
- the adhesion/barrier layer 891 can be formed of the chromium layer and the seed layer, made of copper, on the chromium layer, and the contact structure 89 can be formed of the copper layer on the seed layer, the nickel layer on the copper layer, and the tin-containing layer on the nickel layer.
- the adhesion/barrier layer 891 and the contact structure 89 may be formed by sputtering a tantalum-containing layer, such as tantalum layer or tantalum-nitride layer, with a thickness of between 0.02 and 0.8 ⁇ m, and preferably of between 0.05 and 0.5 ⁇ m, on the polymer layer 99 and on the copper layer, nickel layer or gold layer of the pad 8000 exposed by the opening 990 , then sputtering a seed layer, made of copper, with a thickness of between 0.05 and 1.2 ⁇ m, and preferably of between 0.05 and 0.8 ⁇ m, on the tantalum-containing layer, then spin-on coating a photoresist layer, such as positive-type photoresist layer, on the seed layer, then exposing the photoresist layer using a 1 ⁇ stepper or 1 ⁇ contact aligner with at least two of G-line having a wavelength ranging from 434 to 438 nm, H-line having a wavelength ranging from 403 to 40
- the seed layer of copper can be etched with a solution containing NH 4 OH.
- the seed layer of copper can be removed with an Ar sputtering etching process.
- the adhesion/seed metal layer 891 can be formed of the tantalum-containing layer and the seed layer, made of copper, on the tantalum-containing layer, and the contact structure 89 can be formed of the copper layer on the seed layer, the nickel layer on the copper layer, and the tin-containing layer on the nickel layer.
- the adhesion/barrier layer 891 and the contact structure 89 may be formed by sputtering a titanium-containing layer, such as titanium layer or titanium-tungsten-alloy layer, with a thickness of between 0.02 and 0.8 ⁇ m, and preferably of between 0.05 and 0.5 ⁇ m, on the polymer layer 99 and on the copper layer, nickel layer or gold layer of the pad 8000 exposed by the opening 990 , then sputtering a seed layer, made of copper, with a thickness of between 0.05 and 1.2 ⁇ m, and preferably of between 0.05 and 0.8 ⁇ m, on the titanium-containing layer, then spin-on coating a photoresist layer, such as positive-type photoresist layer, on the seed layer, then exposing the photoresist layer using a 1 ⁇ stepper or 1 ⁇ contact aligner with at least two of G-line having a wavelength ranging from 434 to 438 nm, H-line having a wavelength ranging from 403 to 407 nm, and
- the seed layer of copper can be etched with a solution containing NH 4 OH.
- the titanium-containing layer is titanium layer
- the titanium layer can be wet etched with a solution containing hydrogen fluoride.
- the titanium-containing layer is titanium-tungsten-alloy layer
- the titanium-tungsten-alloy layer can be etched with a solution containing hydrogen peroxide.
- the seed layer of copper can be removed with an Ar sputtering etching process, and the titanium-containing layer can be etched with a chlorine-containing plasma etching process or with an RIE process.
- the adhesion/barrier layer 891 can be formed of the titanium-containing layer and the seed layer, made of copper, on the titanium-containing layer, and the contact structure 89 can be formed of the nickel layer on the seed layer and the tin-containing layer on the nickel layer.
- the adhesion/barrier layer 891 and the contact structure 89 may be formed by sputtering a chromium layer with a thickness of between 0.02 and 0.8 ⁇ m, and preferably of between 0.05 and 0.5 ⁇ m, on the polymer layer 99 and on the copper layer, nickel layer or gold layer of the pad 8000 exposed by the opening 990 , then sputtering a seed layer, made of copper, with a thickness of between 0.05 and 1.2 ⁇ m, and preferably of between 0.05 and 0.8 ⁇ m, on the chromium layer, then spin-on coating a photoresist layer, such as positive-type photoresist layer, on the seed layer, then exposing the photoresist layer using a 1 ⁇ stepper or 1 ⁇ contact aligner with at least two of G-line having a wavelength ranging from 434 to 438 nm, H-line having a wavelength ranging from 403 to 407 nm, and I-line having a wavelength ranging from 363 to 3
- the seed layer of copper can be etched with a solution containing NH 4 OH, and the chromium layer can be etched with a solution containing potassium ferricyanide.
- the seed layer of copper can be removed with an Ar sputtering etching process.
- the adhesion/barrier layer 891 can be formed of the chromium layer and the seed layer, made of copper, on the chromium layer, and the contact structure 89 can be formed of the nickel layer on the seed layer and the tin-containing layer on the nickel layer.
- the adhesion/barrier layer 891 and the contact structure 89 may be formed by sputtering a tantalum-containing layer, such as tantalum layer or tantalum-nitride layer, with a thickness of between 0.02 and 0.8 ⁇ m, and preferably of between 0.05 and 0.5 ⁇ m, on the polymer layer 99 and on the copper layer, nickel layer or gold layer of the pad 8000 exposed by the opening 990 , then sputtering a seed layer, made of copper, with a thickness of between 0.05 and 1.2 ⁇ m, and preferably of between 0.05 and 0.8 ⁇ m, on the tantalum-containing layer, then spin-on coating a photoresist layer, such as positive-type photoresist layer, on the seed layer, then exposing the photoresist layer using a 1 ⁇ stepper or 1 ⁇ contact aligner with at least two of G-line having a wavelength ranging from 434 to 438 nm, H-line having a wavelength ranging from 403 to 40
- the seed layer of copper can be etched with a solution containing NH 4 OH.
- the seed layer of copper can be removed with an Ar sputtering etching process.
- the adhesion/barrier layer 891 can be formed of the tantalum-containing layer and the seed layer, made of copper, on the tantalum-containing layer, and the contact structure 89 can be formed of the nickel layer on the seed layer and the tin-containing layer on the nickel layer.
- over-passivation scheme 8 there is another important feature of the over-passivation scheme 8 : using polymer material as the dielectric or insulating layer 90 , over, under or between the over-passivation metal layers 80 .
- polymer layers 90 comprising 95 , 98 and 99 in all embodiments of this invention
- the thickness of the polymer layer 90 can be between 2 and 100 ⁇ m, and preferably of between 3 and 30 ⁇ m.
- the polymer layers 90 used in the over-passivation scheme 8 can be polyimide (PI), benzocyclobutene (BCB), elastomer (such as silicone), parylene, epoxy-based material (such as photoepoxy SU-8 supplied by Sotec Microsystems, Renens, Switzerland).
- PI polyimide
- BCB benzocyclobutene
- elastomer such as silicone
- parylene epoxy-based material
- epoxy-based material such as photoepoxy SU-8 supplied by Sotec Microsystems, Renens, Switzerland.
- a solder mask material used in the printing circuit board industry can be used as the cap layer 99 (the topmost polymer layer over all the over-passivation metal layers 80 ).
- a photosensitive polyimide can be used as the polymer layers 90 (comprising 95 , 98 and 99 in all embodiments of this invention).
- the polymer layers 90 can be a non-ionic polymide, such as an ether-based polyimide, PIMELTM, supplied by Asahi Chemical, Japan. Copper does not diffuse or penetrate through the non-ionic polyimide, therefore, it is allowed to have a direct contact between copper and polyimide.
- a non-ionic polymide such as an ether-based polyimide, PIMELTM, supplied by Asahi Chemical, Japan. Copper does not diffuse or penetrate through the non-ionic polyimide, therefore, it is allowed to have a direct contact between copper and polyimide.
- spacing between copper lines or traces or planes in the over-passivation metal scheme 80 can be as close as 1 ⁇ m, i.e. the spacing between two metal traces or planes can be greater 1 ⁇ m.
- no protection cap such as a Ni cap layer, over the copper layer is required for copper lines, or traces, or planes.
- openings 900 in the polymer layers 90 are formed for interconnection between different over-passivation metal layers 80 , or for connection to the underlying fine-line metal layers 60 , or for connection to an external circuits.
- the polymer openings 900 (including 950 , 980 and 990 ) comprises (1) 9919 , 9929 , 9829 , 9519 , 9519 ′, 9511 , 9512 and 9514 in the first embodiment; (2) 9831 , 9834 , 9531 , 9532 and 9534 in the second embodiment; (3) 9939 , 9939 ′, 9839 , 9831 , 9834 , 9539 , 9539 ′, 9531 , 9532 and 9534 in the third embodiment; and (4) 9949 , 9949 ′, 9849 ′, 9511 , 9512 , 9514 and 9549 in the fourth embodiment.
- the material of the polymer layers 90 can be a photo-sensitive or non-photo-sensitive.
- the polymer openings 900 are defined and patterned by light exposure and developing. While for the non-photo-sensitive polymer layer 90 , the openings 900 are defined by first coating a photoresist layer over the polymer layer, exposing and developing the photoresist to create openings in the photoresist, wet or dry etching the polymer layer exposed by the photoresist openings, creating openings 900 in the polymer layer 90 , and then stripping the photoresist.
- the width of the polymer openings 900 is between 2 and 1,000 ⁇ m, preferred between 5 and 200 ⁇ m. In some designs, the polymer layer 90 may be removed in a large with dimension larger than 1,000m.
- the openings 900 are designed in circles, corner-rounded squares, rectangles, or polygons.
- the polymer layer 95 is between the passivation layer 5 and the bottom-most over-passivation metal layer 801 .
- the signal, power (Vdd or Vcc) and/or ground (Vss) passes between the fine-line metal scheme 6 and the over-passivation metal scheme 80 .
- the process for forming the openings 950 in the polymer layer 95 can be applied to the process for (1) forming the openings 9519 , 9519 ′, 9511 , 9512 and 9514 in FIG. 3D in the polymer layer 95 ; (2) forming the openings 9531 , 9532 and 9534 in FIG.
- the width of the polymer openings 9531 , 9532 , 9534 , 9511 , 9512 and 9514 , aligned with the passivation openings 531 , 532 , 534 , 511 , 512 and 514 , respectively, for the internal circuits 20 (including 21 , 22 , 23 and 24 ) is between 1 and 300 ⁇ m, preferred between 3 and 100 ⁇ m.
- the width of the openings 9519 and 9519 ′, aligned with the openings 519 and 519 ′, respectively, for the voltage regulator or voltage converter 41 , the width of the openings 9539 and 9539 ′, aligned with the openings 539 and 539 ′, respectively, for the off-chip circuits 40 (including 42 and 43 ), or the width of the opening 9549 , aligned with the opening 549 , respectively, for the ESD circuit 44 may be greater than those of the openings 9531 , 9532 , 9534 , 9511 , 9512 and 9514 , in a range between 5 and 1,000 ⁇ m, preferred 10 and 200 ⁇ m.
- the polymer openings for example the opening 9531 shown in FIG. 10E
- the opening 9531 exposes a top surface of the passivation layer 5 adjacent to the contact pad 6390 exposed by the opening 531 , in addition to exposing the contact pad 6390 .
- a smaller passivation opening 531 can be formed; hence a smaller contact pad of the top-most fine-line metal layer 60 can be formed.
- This type of stacked vias allows higher routing density of the top-most fine-line metal layer 60 .
- the polymer openings for example the opening 9539 shown in FIG. 10E , is smaller than the underlying passivation opening 539 shown in FIG. 10E .
- the polymer layer 95 covers a peripheral region of the contact pad 6390 exposed by the opening 539 and the passivation layer 5 , an opening 9531 in the polymer layer 95 exposing a center region of the contact pad 6390 exposed by the opening 539 .
- the polymer layer 95 covers the sidewall of the passivation openings.
- the sidewall of the polymer openings provides a gentle, better slope than the slope of the passivation opening sidewall, and resulting in a better step coverage for the subsequent metal sputtering for the adhesion/barrier/seed layer 8011 .
- a better adhesion/barrier metal step coverage is important for the reliability of the chip, since it prevent the inter-metallic compound (IMC) from happening.
- the openings 980 in the polymer layer 98 are between two over-passivation metal layers 801 and 802 .
- the process for forming the openings 980 in the polymer layer 98 can be applied to the process for (1) forming the opening 9829 in FIG. 3C in the polymer layer 98 ; (2) forming the openings 9831 and 9834 in FIG. 7C in th polymer layer 98 ; (3) forming the openings 9831 , 9834 and 9839 in FIGS. 10C and 10E in the polymer layer 98 ; or (4) forming the opening 9849 ′ in FIG. 14C in the polymer layer 98 .
- the width of the polymer openings 9831 and 9834 for the internal circuits 20 is between 1 and 300 ⁇ m, preferred between 3 and 100 ⁇ m.
- the width of the polymer opening 9829 for the voltage regulator or voltage converter 41 , the width of the polymer opening 9839 for the off-chip circuits 40 (including 42 and 43 ), or the width of the polymer opening 9849 ′ for the ESD circuit 44 may be greater than those of the openings 9831 and 9834 , in a range between 5 and 1,000 ⁇ m, preferred 10 and 200 ⁇ m.
- the opening 990 in the cap polymer layer 99 exposes the pad 8000 of the top-most metal layer 802 for connecting to the external circuits or for the probe contacting in chip testing.
- the process for forming the openings 990 in the polymer layer 99 can be applied to the process for (1) forming the opening 9919 in FIGS. 3B and 3D in the polymer layer 99 ; (2) forming the opening 9929 in FIG. 3C in the polymer layer 99 ; (3) forming the opening 9939 in FIGS. 10B , 10 D, 10 F, 10 G, 10 H and 10 I in the polymer layer 99 ; (4) forming the opening 9939 ′ in FIGS. 10C and 10E in the polymer layer 99 ; (5) forming the opening 9949 in FIGS.
- the width of the polymer openings 9919 and 9929 for the voltage regulator or voltage converter 41 , the width of the polymer openings 9939 and 9939 ′ for the off-chip circuits 40 (comprising 42 and 43 ), or the width of the polymer openings 9949 and 9949 ′ for the ESD circuit 44 can be in a range between 5 and 1,000 ⁇ m, preferred 10 and 200 ⁇ m.
- the signal, power or ground stimuli in the over-passivation metal layers 80 of the over-passivation scheme 8 is delivered to the internal circuits 20 , the voltage regulators or voltage converters 41 , the off-chip circuits 40 or the ESD circuits 44 through the fine-line scheme 6 .
- the fine-line metals 631 , 632 , 634 , 639 and 639 ′ shown in FIG. 15A can be composed of stacked via plugs 60 ′, wherein preferably, the upper one may be directly over the lower one.
- the fine-line metal 632 may comprise a local fine-line metal layer 632 c shown in FIG. 15A , and as well as in all embodiments of this invention.
- the photolithography used to fabricate the over-passivation scheme 8 is significantly different from that of convention IC process.
- the over-passivation photolithography process comprises coating, exposing and developing the photoresist.
- Two types of photoresist are used to form the over-passivation scheme 8 : (1) liquid photoresist, formed by one or multiple spin-on coating, or printing.
- the liquid photoresist has a thickness between 3 and 60 ⁇ m, preferred between 5 and 40 ⁇ m;
- dry-film photoresist formed by a laminating method.
- the dry-film photoresist has a thickness between 30 and 300 ⁇ m, preferred between 50 and 150 ⁇ m.
- the photoresit can be positive-type or negative-type, preferred positive-type thick photoresist for better resolution. If the polymer is photo-sensitive, the same photolithography process for the photoresist can be applied to pattern the polymer.
- An aligner or 1 ⁇ stepper exposes the phoresist.
- the 1 ⁇ means that the dimension on a photo mask (usual made of quartz or glass) is reduced on the wafer when light beam is projected from the photo mask onto the wafer, and the dimension of a feature on the photo mask is the same of the dimension on the wafer.
- the wavelength of the light beam used in the aligner or 1 ⁇ stepper is 436 nm (g-line), 397 nm (h-line), 365 nm (i-line), g/h-line (combination of g-line and h-line), or g/h/i-line (combination of g-line, h-line and i-line).
- the g/h-line or g/h/i-line 1 ⁇ stepper (or 1 ⁇ aligner) provides strong light intensity for thick photoresist or thick photo-sensitive polymer exposure.
- the over-passivation scheme 8 on conventional IC chip of an IC wafer can be processed in a clean room with Class 10 or less stringent environment, for example Class 100 .
- a Class 100 clean room allows maximum number of particles per cubic foot: 1 larger than 5 ⁇ m, 10 larger than 1 ⁇ m, 100 larger than 0.5 ⁇ m, 300 larger than 0.3 ⁇ m, 750 larger than 0.2 ⁇ m, 3500 larger than 0.1 ⁇ m.
- the device layer 2 comprises the internal circuits 20 (comprising 21 , 22 , 23 and 24 ) in all embodiments, the regulator or voltage converter 41 in the first embodiment, the off-chip circuits 40 (comprising 42 and 43 ) in the third embodiment, and the ESD circuit 44 in the fourth embodiment.
- An internal circuit or an internal circuit unit 20 is defined as a circuit whose signal nodes are not connected to the external (outside the chip) circuits. If a signal of an internal circuit or internal circuit unit 20 needs to connect to an external circuit, it must go through an off-chip circuit first, for example, ESD circuits, off-chip drivers or off-chip receivers and/or other off-chip I/O circuits, before connecting to the external circuit. In other definition, the internal circuits or the internal circuit units 20 do not comprise off-chip circuits.
- the internal circuits or internal circuit units 20 may, in addition to a NOR gate and a NAND gate, be an inverter, an AND gate, an OR gate, an SRAM cell, a DRAM cell, a non-volatile memory cell, a flash memory cell, a EPROM cell, a ROM cell, a magnetic RAM (MRAM) cell, a sense amplifier, an operational amplifier, an adder, a multiplexer, a diplexer, a multiplier, an A/D converter, a D/A converter, or other CMOS, BiCMOS, and/or bipolar circuit, analog circuit, a CMOS sensor cell, or a photo-sensitive diode.
- MRAM magnetic RAM
- an internal circuit or an internal circuit unit 20 can be defined by its peak input or output current, or it can be defined as its MOS transistor size, as discussed in the third embodiment.
- the off-chip circuits 40 comprising 42 , 43 , can also be defined by its peak input or output current, or defined as its MOS transistor size, also as discussed in the third embodiment.
- the definition of the internal circuit 20 and the off-chip circuit 40 apply to all other embodiments in this invention.
- a gate of a MOS device may be connected to another gate of another MOS device through the above mentioned thick and wide metal trace, bus or plane 81 , 81 P, 82 , 83 , 83 ′ or 85 over the passivation layer 5 .
- a gate of a MOS device may be connected to a source of another MOS device through the above mentioned thick and wide metal trace, bus or plane 81 , 81 P, 82 , 83 , 83 ′ or 85 over the passivation layer 5 .
- a gate of a MOS device may be connected to a drain of another MOS device through the above mentioned thick and wide metal trace, bus or plane 81 , 81 P, 82 , 83 , 83 ′ or 85 over the passivation layer 5 .
- a source of a MOS device may be connected to another source of another MOS device through the above mentioned thick and wide metal trace, bus or plane 81 , 81 P, 82 , 83 , 83 ′ or 85 over the passivation layer 5 .
- a source of a MOS device may be connected to a drain of another MOS device through the above mentioned thick and wide metal trace, bus or plane 81 , 81 P, 82 , 83 , 83 ′ or 85 over the passivation layer 5 .
- a drain of a MOS device may be connected to another drain of another MOS device through the above mentioned thick and wide metal trace, bus or plane 81 , 81 P, 82 , 83 , 83 ′ or 85 over the passivation layer 5 .
- FIGS. 15C-15K show the process steps to form the over-passivation scheme 8 on the conventional finished IC chip 10 shown in FIG. 15A or FIG. 15B .
- Each of the over-passivation metal layers 80 is formed by an embossing process (as contrast to the damascene copper process under the passivation layer 5 ).
- a polymer layer 95 is deposited on the passivation layer 5 and on the metal pads 600 exposed by the passivation openings 50 of the conventional finished IC chip 10 . If the polymer layer 95 is in liquid form, it can be deposited by spin-on coating or printing. If the polymer layer 95 is a dry film, the dry film is formed by a laminating method. For a photo-sensitive polymer, the polymer layer 95 is exposed by light of an aligner or a 1 ⁇ stepper through a photo mask. The polymer layer 95 is developed to form openings 950 in the polymer layer 95 . If the polymer is non-photo-sensitive, a conventional photolithography process using a photoresist is required to pattern the openings 950 .
- a hard mask (such as a silicon oxide layer, not shown), with a slow differentiating etch rate during the polymer opening etch, may optionally be deposited on the polymer layer 95 before coating the phoresist.
- the patterned polymer layer 95 (that is a polymer layer with openings 950 ) can also be formed by screening printing methods using a metal screen with patterned holes. No exposure and developing are required in the screen-printing method. If the polymer layer 95 is a dry film, as another alternative, holes can be formed in a sheet of dry film before laminated on the wafer. No exposure and developing are required in this alternative.
- the polymer layer 95 can be formed by spin-on coating a negative-type photosensitive polyimide layer, containing ester-typer precursor, having a thickness of between 6 and 50 ⁇ m on the passivation layer 5 and on the metal pads 600 exposed by the passivation openings 50 , then baking the spin-on coated polyimide layer, then exposing the baked polyimide layer using a 1 ⁇ stepper or 1 ⁇ contact aligner with at least two of G-line having a wavelength ranging from 434 to 438 nm, H-line having a wavelength ranging from 403 to 407 nm, and I-line having a wavelength ranging from 363 to 367 nm, illuminating the baked polyimide layer, that is, G-line and H-line, G-line and I-line, H-line and I-line, or G-line, H-line and I-line illuminate the baked polyimide layer, then developing the exposed polyimide layer to form polyimide openings in the exposed polyimide layer exposing the pads 600
- the cured polyimide layer having a thickness of between 3 and 251m, and then removing the residual polymeric material or other contaminants from the upper surface of the pads 600 exposed by the polyimide opening with an O 2 plasma or a plasma containing fluorine of below 200PPM and oxygen, such that the polymer layer 95 can be patterned with openings 950 in the polymer layer 95 exposing the pads 600 .
- the developed polyimide layer can be cured or heated at a temperature between 150 and 290° C., and preferably of between 260 and 280° C., for a time of between 20 and 150 minutes in a nitrogen ambient or in an oxygen-free ambient.
- the polymer layer 95 between the bottom-most over-passivation metal layer 801 and the passivation layer 5 planarizes the surface of the passivation layer 5 , and decouples the over-passivation metal scheme 80 from the underlying fine-line metal scheme 6 , resulting in high electrical performance. In some applications, the polymer layer 95 may be omitted to for cost saving. Note that openings 950 are aligned with the passivation openings 50 . Note also that the polymer openings 950 can be either larger or smaller than the passivation openings 50 . As an alternative, regards to the starting material of the conventional finished IC chip 10 in FIG.
- the polymer layer 95 is spin coated on the passivation layer 5 , followed by forming the openings 950 in the polymer layer 95 exposing the passivation layer 5 , and then forming the openings 50 in the passivation layer 5 under the openings 950 , exposing the contact pads of the fine-line metal scheme 6 .
- the polymer openings 950 are about the same size as the openings 50 in the passivation layer 5 .
- FIGS. 15D-15H show an embossing process to form the first over-passivation metal layer 801 shown in FIG. 15K .
- an adhesion/barrier/seed layer 8011 is deposited, preferred by sputtering, on the polymer layer 95 and on the metal pads 600 exposed by the openings 950 .
- the adhesion/barrier/seed layer 8011 can be formed by sputtering a titanium layer, acting as an adhesion/barrier layer, having a thickness of between 0.02 and 0.8 ⁇ m, and preferably of 3,000 A, on the polymer layer 95 and on the metal pads 600 , such as aluminum pads or copper pads, exposed by the openings 950 , followed by sputtering a seed layer, made of gold, having a thickness of between 0.005 and 0.7 ⁇ m, and preferably of 1,000 ⁇ , on the titanium layer.
- the adhesion/barrier/seed layer 8011 can be formed by sputtering a titanium-tungsten-alloy layer layer, acting as an adhesion/barrier layer, having a thickness of between 0.02 and 0.8 ⁇ m, and preferably of 3,000 ⁇ , on the polymer layer 95 and on the metal pads 600 , such as aluminum pads or copper pads, exposed by the openings 950 , followed by sputtering a seed layer, made of gold, having a thickness of between 0.005 and 0.7 ⁇ m, and preferably of 1,000 ⁇ , on the titanium-tungsten-alloy layer.
- the adhesion/barrier/seed layer 8011 can be formed by sputtering a chromium layer, acting as an adhesion/barrier layer, having a thickness of between 0.02 and 0.8 ⁇ m, and preferably of 500 ⁇ , on the polymer layer 95 and on the metal pads 600 , such as aluminum pads or copper pads, exposed by the openings 950 , followed by sputtering a seed layer, made of copper, having a thickness of between 0.005 and 0.7 ⁇ m, and preferably of 5,000 ⁇ , on the chromium layer.
- the adhesion/barrier/seed layer 8011 can be formed by sputtering a titanium layer, acting as an adhesion/barrier layer, having a thickness of between 0.02 and 0.8 ⁇ m, and preferably of 1,000 ⁇ , on the polymer layer 95 and on the metal pads 600 , such as aluminum pads or copper pads, exposed by the openings 950 , followed by sputtering a seed layer, made of copper, having a thickness of between 0.005 and 0.7 ⁇ m, and preferably of 5,000 ⁇ , on the titanium layer.
- the adhesion/barrier/seed layer 8011 can be formed by sputtering a titanium-tungsten-alloy layer, acting as an adhesion/barrier layer, having a thickness of between 0.02 and 0.8 ⁇ m, and preferably of 3,000 ⁇ , on the polymer layer 95 and on the metal pads 600 , such as aluminum pads or copper pads, exposed by the openings 950 , followed by sputtering a seed layer, made of copper, having a thickness of between 0.005 and 0.7 ⁇ m, and preferably of 5,000 ⁇ , on the titanium-tungsten-alloy layer.
- FIG. 15E shows a photoresist layer 71 is deposited and patterned on the seed layer of the adhesion/barrier/seed layer 8011 .
- the photoresist layer 71 is spin-on coated, exposed by an aligner or a 1 ⁇ stepper, and developed to form openings 710 in the photoresist layer 71 .
- the openings 710 defined the metal lines, traces or planes to be formed in the subsequent process, and contacts in the polymer openings 950 and the passivation openings 50 . The contacts are over and connected to the exposed fine-line metal pads 600 .
- the photoresist layer 71 can be formed by spin-on coating a positive-type photosensitive polymer layer on the seed layer of the adhesion/barrier/seed layer 8011 , then exposing the photosensitive polymer layer using a 1 ⁇ stepper or 1 ⁇ contact aligner with at least two of G-line having a wavelength ranging from 434 to 438 nm, H-line having a wavelength ranging from 403 to 407 nm, and I-line having a wavelength ranging from 363 to 367 nm, illuminating the photosensitive polymer layer, that is, G-line and H-line, G-line and I-line, H-line and I-line, or G-line, H-line and I-line illuminate the photosensitive polymer layer, then developing the exposed polymer layer, and then removing the residual polymeric material or other contaminants from the seed layer with an O 2 plasma or a plasma containing fluorine of below 200PPM and oxygen, such that the photoresist layer 71 can be patterned with openings
- a bulk conduction metal layer 8012 can be electroplated and/or electroless plated over the seed layer, exposed by the openings 710 in the photoresist layer 71 , of the adhesion/barrier/seed layer 8011 .
- the bulk conduction metal layer 8012 may be a single layer of gold, copper, silver, palladium, platinum, rhodium, ruthenium, rhenium or nickel, or a composite layer made of the abovementioned metals.
- the bulk conduction metal layer 8012 can be a gold layer with a thickness between 2 and 50 ⁇ m, preferred between 2 and 30 ⁇ m.
- the bulk conduction metal layer 8012 can be a copper layer with a thickness between 2 and 200 ⁇ m, preferred between 2 and 30 ⁇ m.
- the bulk conduction metal layer 8012 may be formed by electroplating a gold layer with a thickness of between 2 and 50 ⁇ m, and preferably of between 2 and 30 ⁇ m, on the seed layer, made of gold, exposed by the openings 710 .
- the bulk conduction metal layer 8012 may be formed by electroplating a copper layer with a thickness of between 2 and 200 ⁇ m, and preferably of between 2 and 30 ⁇ m, on the seed layer, made of copper, exposed by the openings 710 .
- the bulk conduction metal layer 8012 may be formed by electroplating a copper layer with a thickness of between 2 and 30 ⁇ m, and preferably of between 3 and 15 ⁇ m, on the seed layer, made of copper, exposed by the openings 710 , and then electroplating a gold layer with a thickness of between 0.5 and 10 ⁇ m on the copper layer in the openings 710 .
- the bulk conduction metal layer 8012 may be formed by electroplating a copper layer with a thickness of between 2 and 30 ⁇ m, and preferably of between 3 and 15 ⁇ m, on the seed layer, made of copper, exposed by the openings 710 , then electroplating a nickel layer with a thickness of between 0.5 and 5 ⁇ m, and preferably of between 1 and 3 ⁇ m, on the copper layer in the openings 710 , and then electroplating a gold layer with a thickness of between 0.03 and 0.5 ⁇ m, and preferably of between 0.05 and 0.1 ⁇ m, on the nickel layer in the openings 710 .
- the bulk conduction metal layer 8012 may be formed by electroplating a copper layer with a thickness of between 2 and 3 0 ⁇ m, and preferably of between 3 and 15 ⁇ m, on the seed layer, made of copper, exposed by the openings 710 , then electroplating a nickel layer with a thickness of between 0.5 and 5 ⁇ m, and preferably of between 1 and 3 ⁇ m, on the copper layer in the openings 710 , and then electroless plating a gold layer with a thickness of between 0.03 and 0.5 ⁇ m, and preferably of between 0.05 and 0.1 ⁇ m, on the nickel layer in the openings 710 .
- the bulk conduction metal layer 8012 may be formed by electroplating a copper layer with a thickness of between 2 and 30 ⁇ m, and preferably of between 3 and 15 ⁇ m, on the seed layer, made of copper, exposed by the openings 710 , then electroplating a nickel layer with a thickness of between 0.5 and 5 ⁇ m, and preferably of between 1 and 3 ⁇ m, on the copper layer in the openings 710 , and then electroplating a palladium layer with a thickness of between 0.03 and 0.5 ⁇ m, and preferably of between 0.05 and 0.1 ⁇ m, on the nickel layer in the openings 710 .
- the bulk conduction metal layer 8012 may be formed by electroplating a copper layer with a thickness of between 2 and 30 ⁇ m, and preferably of between 3 and 15 ⁇ m, on the seed layer, made of copper, exposed by the openings 710 , then electroplating a nickel layer with a thickness of between 0.5 and 5 ⁇ m, and preferably of between 1 and 3 ⁇ m, on the copper layer in the openings 710 , and then electroless plating a palladium layer with a thickness of between 0.03 and 0.5 ⁇ m, and preferably of between 0.05 and 0.1 ⁇ m, on the nickel layer in the openings 710 .
- the bulk conduction metal layer 8012 may be formed by electroplating a copper layer with a thickness of between 2 and 3 0 ⁇ m, and preferably of between 3 and 15 ⁇ m, on the seed layer, made of copper, exposed by the openings 710 , then electroplating a nickel layer with a thickness of between 0.5 and 5 ⁇ m, and preferably of between 1 and 3 ⁇ m, on the copper layer in the openings 710 , and then electroplating a platinum layer with a thickness of between 0.03 and 0.5 ⁇ m, and preferably of between 0.05 and 0.1 ⁇ m, on the nickel layer in the openings 710 .
- the bulk conduction metal layer 8012 may be formed by electroplating a copper layer with a thickness of between 2 and 30 ⁇ m, and preferably of between 3 and 15 ⁇ m, on the seed layer, made of copper, exposed by the openings 710 , then electroplating a nickel layer with a thickness of between 0.5 and 5 ⁇ m, and preferably of between 1 and 3 ⁇ m, on the copper layer in the openings 710 , and then electroless plating a platinum layer with a thickness of between 0.03 and 0.5 ⁇ m, and preferably of between 0.05 and 0.1 ⁇ m, on the nickel layer in the openings 710 .
- a cap/barrier layer (not shown) can be optionally formed by electroplating or electroless plating over the bulk conduction metal layer 8012 .
- An assembly/contact layer (not shown) can also be further formed, as an option also, over the bulk conduction metal layer 8012 and the cap/barrier layer by electroplating or electroless plating.
- the assembly/contact layer can be a Au, Pd or Ru layer with thickness between 0.01 and 5 ⁇ m.
- the phoresist layer 71 is then stripped using an organic solution with amide. However, some residuals from the photoresist layer 71 could remain on the bulk conduction metal layer 8012 and on the seed layer of the adhesion/barrier/seed layer 8011 . Thereafter, the residuals can be removed from the bulk conduction metal layer 8012 and from the seed layer of the adhesion/barrier/seed layer 8011 with a plasma, such as O 2 plasma or plasma containing fluorine of below 200PPM and oxygen.
- a plasma such as O 2 plasma or plasma containing fluorine of below 200PPM and oxygen.
- the adhesion/barrier/seed layer 8011 not under the bulk conduction metal layer 8012 is then removed by self-aligned wet and/or dry etching.
- wet etching to remove the bottom metal layer 8011 not under the electroplated metal layer 8012
- an undercut 8011 ′ with a sidewall of the bottom metal layer 8011 recessed from a sidewall of the electroplated metal layer 8012 is formed.
- No undercut 8011 ′ exists when an anisotropies dry etching is used to remove the bottom metal layer 8011 not under the electroplated metal layer 8012 .
- the seed layer of the adhesion/barrier/seed layer 8011 when the seed layer of the adhesion/barrier/seed layer 8011 is a gold layer, it can be etched with an iodine-containing solution, such as solution containing potassium iodide, with an ion milling process or with an Ar sputtering etching process.
- an iodine-containing solution such as solution containing potassium iodide
- the adhesion/barrier layer of the adhesion/barrier/seed layer 8011 when the adhesion/barrier layer of the adhesion/barrier/seed layer 8011 is a titanium-tungsten-alloy layer, it can be etched with a solution containing hydrogen peroxide, with a chlorine-containing plasma etching process or with an RIE process.
- the adhesion/barrier layer of the adhesion/barrier/seed layer 8011 is a titanium layer, it can be etched with a solution containing hydrogen fluoride, with a chlorine-containing plasma etching process or with an RIE process.
- the adhesion/barrier layer of the adhesion/barrier/seed layer 8011 when the adhesion/barrier/seed layer 8011 is a chromium layer, it can be etched with a solution containing potassium ferricyanide.
- FIGS. 15I and 15J show repeated process of FIGS. 15C-15H to form the second polymer layer 98 and the second metal layer 802 , that is, a polymer layer 98 is formed on the polymer layer 95 and on the first metal layer 801 , openings 980 in the polymer layer 98 exposing the bulk conduction metal layer 8012 of the first metal layer 801 , followed by forming an adhesion/barrier layer of an adhesion/barrier/seed layer 8021 on the polymer layer 98 and on the bulk conduction metal layer 8012 exposed by the polymer openings 980 , followed by forming a seed layer of the adhesion/barrier/seed layer 8021 on the adhesion/barrier layer, followed by forming a photoresist layer on the seed layer, openings in the photoresist layer exposing the seed layer, followed by forming a bulk conduction metal layer 8022 on the seed layer exposed by the openings in the photoresist layer, followed by removing the photoresist layer, followed
- the specification of the polymer layer 98 , the adhesion/barrier/seed layer 8021 and the bulk conduction metal layer 8022 shown in FIGS. 15I-15L can be referred to as the specification of the polymer layer 95 , the adhesion/barrier/seed layer 8011 and the bulk conduction metal layer 8012 illustrated in FIGS. 15C-15H , respectively.
- the process of forming the polymer layer 98 shown in FIGS. 15I-15J can be referred to as the process of forming the polymer layer 95 illustrated in FIGS. 15C-15H .
- 15I-15J can be referred to as the process of forming the adhesion/barrier/seed layer 8011 illustrated in FIGS. 15C-15H .
- the process of forming the bulk conduction metal layer 8022 shown in FIGS. 15I-15J can be referred to as the process of forming the bulk conduction metal layer 8012 illustrated in FIGS. 15C-15H .
- FIGS. 15I and 15J Processes in FIGS. 15I and 15J can be repeated for the third, fourth, and/or more metal layers.
- the over-passivation scheme 8 comprises two metal layers 801 and 802
- a cap polymer layer 99 is deposited on the second (now the top-most) over-passivation metal layer 802 and on the second polymer layer 98 not covered by the metal layer 802 .
- Openings 990 are formed in the cap polymer layer 99 to expose over-passivation contact pads 8000 for connecting to external circuits.
- the cap polymer layer 99 may optionally be omitted.
- FIG. 15K shows an IC chip with both the fine-line metal system 6 and the over-passivation metal system 8 , with the contact pads 8000 exposed by the openings 990 in the cap polymer layer 99 .
- the wafer is sawed (diced) into separated chips.
- the contact pads 8000 of the separated chips can be used for connecting to the external circuits by (1) wires (such as gold wires, aluminum wires or copper wires) of a wirebonding process; (2) bumps (such as gold bumps, copper bumps, solder bumps or other metal bumps) on the other substrates (such as silicon chips, silicon substrates, ceramic substrates, organic substrates, BGA substrates, flexible substrates, flexible tapes or glass substrates).
- the bumps on the substrates have a height between 1 and 30 ⁇ m, preferred between 5 and 20 ⁇ m; (3) posts (such as gold posts, copper posts, solder posts or other metal posts) on the other substrates (such as silicon chips, silicon substrates, ceramic substrates, organic substrates, BGA substrates, flexible substrates, flexible tapes or glass substrates).
- the posts on the substrates have a height between 10 and 200 ⁇ m, preferred between 30 and 120 ⁇ m; (4) bumps (such as gold bumps, copper bumps, solder bumps or other metal bumps) on the terminals of metal leads of a lead-frames or a flexible tape.
- the bumps on the metal leads have a height between 1 and 30 ⁇ m, preferred between 5 and 20 ⁇ m.
- a contact structure 89 is formed over the contact pad 8000 for connection to external circuits, as shown in FIG. 15L .
- An adhesion/barrier layer 891 is formed under the contact structure 89 for adhesion and diffusion barrier purposes.
- the contact structure 89 can be (1) solder pads (with a thickness between 0.1 ⁇ m and 30 ⁇ m, preferred between 1 ⁇ m and 10 ⁇ m).or solder bumps (with a height between 10 ⁇ m and 200 ⁇ m, preferred between 30 ⁇ m and 120 ⁇ m) formed by electroplating, or screen printing. A solder reflow process is required to form a ball-shaped solder ball.
- Solder pads or bumps comprise high lead solder (PbSn, with Pb composition greater than 85% weight percentage), eutectic solder (PbSn, with ⁇ 37% Pb weight percentage, and ⁇ 63% Sn weight percentage), or lead-free solder comprising SnAg, or SnCuAg.
- the adhesion/barrier layer 891 under the solder pads or solder bumps 89 comprise a composite layer of Ti/Ni, Ti/Cu/Ni, TiW/Ni, TiW/Cu/Ni, Ti/Ni/Au, Ti/Cu/Ni/Au, TiW/Ni/Au, TiW/Cu/Ni/Au, Ti/Cu/Ni/Pd, TiW/Cu/Ni/Pd, Cr/CrCu, NiV/Cu, NiV/Cu, NiV/Au, Ni/Au, Ni/Pd, all layers are from bottom to top; (2) gold pads (with a thickness between 0.1 ⁇ m and 10 ⁇ m, preferred between 1 ⁇ m and 5 ⁇ m).or gold bumps (with a height between 5 ⁇ m and 40 ⁇ m, preferred between 10 ⁇ m and 20 ⁇ m) formed by electroplating.
- An adhesion/barrier layer 891 under the gold pads or gold bumps 89 comprises a composite layer of Ti, TiW, Ta, TaN, Ti/Cu/Ni, TiW/Cu/Ni, all layers are from bottom to top; (3) metal balls formed by ball mounting.
- the metal ball can be a solder ball, a copper ball with surface coating of a Ni layer, or a copper ball with surface coating of a Ni layer and a solder layer, or a copper ball with surface coating of a Ni layer and a gold layer.
- a diameter of the metal ball is between 10 ⁇ m and 500 ⁇ m, preferred between 50 ⁇ m and 300 ⁇ m.
- a metal ball can be mounted directly on the surface of the metal pad 8000 exposed by the polymer opening 990 , or on the UBM (Under Bump Metal) layer 891 .
- the UBM layer 891 formed for the metal ball mounting comprises a composite layer of Ti/Ni, Ti/Cu/Ni, TiW/Ni, TiW/Cu/Ni, Ti/Ni/Au, Ti/Cu/Ni/Au, TiW/Ni/Au, TiW/Cu/Ni/Au, Ti/Cu/Ni/Pd, TiW/Cu/Ni/Pd, Cr/CrCu, NiV/Cu, NiV/Cu, NiV/Au, Ni/Au, Ni/Pd, all layers are from bottom to top.
- the chips on the wafer are separated by sawing or dicing for packaging or assembly to connect to external circuits.
- the assembly methods can be wirebonding (to pads on external organic, ceramic, glass, or silicon substrates, or to leads of a leadframe or a flexible tape), TAB bonding, tape-chip-carrier packaging (TCP), chip-on-glass (COG), chip-on-board (COB), chip-on-film (COF), flip chip on a BGA substrate, chip-on-flex, chip-on-chip stack interconnection or chip-on-Si-substrate stack interconnection.
- the emboss process shown in FIGS. 15C to 15K describes a metal layer is formed by only one photoresist patterning process for electroplating a metal layer in an opening in the only one photoresist layer.
- This type of process is a single-emboss process that means the process comprises one and only one photolithography process before removing the adhesion/barrier/seed layer not under the electroplated metal layer.
- a double-emboss process can be implemented to form a metal trace and a via plug on the metal trace by electroplating metal layers with different patterns using only one adhesion/barrier/seed layer, while performing two photolithography processes, before removing the adhesion/barrier/seed layer not under an electroplated metal layer.
- FIGS. 15C-15G and FIGS. 16A-16D show the double-embossing process to form the over-passivation scheme 8 over the conventional IC chip 10 shown in FIG. 15A or FIG. 15B .
- the double-embossing process has front steps same as the steps shown in FIGS. 15C-15G .
- the steps of FIGS. 16A-16D follow the steps of FIGS. 15C-15G for a double embossing process.
- FIG. 15C-15G and FIGS. 16A-16D show the double-embossing process to form the over-passivation scheme 8 over the conventional IC chip 10 shown in FIG. 15A or FIG. 15B .
- the double-embossing process has front steps same as the steps shown in FIGS. 15C-15G .
- the steps of FIGS. 16A-16D follow the steps of FIGS. 15C-15G for a double embossing process.
- FIGS. 16A-16L show an example to form an over-passivation scheme 8 for all embodiments in this invention by using a double-embossing process to form the first metal layer 801 and via plugs 898 , and using a single embossing to form the top-most metal layer 802 .
- FIGS. 15D-15G a first photolithography and electroplating process is performed to form the first metal layer 801 .
- a second photoresist layer 72 is deposited and patterned on the seed layer of the adhesion/barrier/seed layer 8011 and on the electroplated bulk conduction metal layer 8012 , as shown in FIG. 16A . It is noted that openings 720 in the photoresist layer 72 expose the bulk conduction metal layer 8012 ; openings 720 ′ in the photoresist layer 72 expose the seed layer of the adhesion/barrier/seed layer 8011 .
- the photoresist layer 72 can be formed by spin-on coating a positive-type photosensitive polymer layer on the seed layer of the adhesion/barrier/seed layer 8011 and on the electroplated bulk conduction metal layer 8012 , then exposing the photosensitive polymer layer using a 1 ⁇ stepper or 1 ⁇ contact aligner with at least two of G-line having a wavelength ranging from 434 to 438 nm, H-line having a wavelength ranging from 403 to 407 nm, and I-line having a wavelength ranging from 363 to 367 nm, illuminating the photosensitive polymer layer, that is, G-line and H-line, G-line and I-line, H-line and I-line, or G-line, H-line and I-line illuminate the photosensitive polymer layer, then developing the exposed polymer layer, and then removing the residual polymeric material or other contaminants from the seed layer and form the bulk conduction metal layer 8012 with an O 2 plasma or a plasma containing fluorine of below 200PP
- a second electroplating process can be performed to form via plugs 898 .
- a metal piece 898 ′ on the seed layer of the adhesion/barrier/seed layer 8011 is also formed at a horizontal level lower than via plugs 898 .
- the metal piece 898 ′ can be used for packaging purposes.
- the metal piece 898 ′ may be thinner or thicker than the bulk conduction metal layer 8012 . It can be used for higher density interconnection (in case of thinner) or used for lower resistance interconnection (in case of thicker).
- the material of the via plug 898 and metal piece 898 ′ may be gold or copper.
- the via plug 898 and metal piece 898 ′ may be formed by electroplating a gold layer with a thickness of between 1 and 100m, and preferably of between 2 and 30 ⁇ m, on the gold layer, exposed by the openings 720 , of the bulk conduction metal layer 8012 , and on the seed layer, made of gold, of the adhesion/barrier/seed layer 8011 exposed by the openings 720 ′.
- the via plug 898 and metal piece 898 ′ may be formed by electroplating a copper layer with a thickness of between 1 and 100 ⁇ m, and preferably of between 2 and 30 ⁇ m, on the copper layer, exposed by the openings 720 , of the bulk conduction metal layer 8012 , and on the seed layer, made of copper, of the adhesion/barrier/seed layer 8011 exposed by the openings 720 ′.
- the second photoresist 72 is then removed using an organic solution with amide, exposing the via plugs 898 , the bulk conduction metal layer 8012 not under the via plugs 898 , the seed layer of the adhesion/barrier/seed layer 8011 not under the bulk conduction metal layer 8012 , and the metal piece 898 ′.
- some residuals from the photoresist layer 72 could remain on the bulk conduction metal layer 8012 and on the seed layer of the adhesion/barrier/seed layer 8011 .
- the residuals can be removed from the seed layer of the adhesion/barrier/seed layer 8011 and from the bulk conduction metal layer 8012 with a plasma, such as O 2 plasma or plasma containing fluorine of below 200PPM and oxygen.
- the adhesion/barrier/seed layer 8011 not under the bulk conduction metal layer 8012 and not under the metal piece 898 ′ is removed by wet and/or dry etching.
- wet etching to remove the bottom metal layer 8011 not under the electroplated metal layer 8012 and not under the electroplated metal layer 898
- an undercut 8011 ′ with a sidewall of the bottom metal layer 8011 recessed from a sidewall of the electroplated metal layer 8012 and with a sidewall of the bottom metal layer 8011 recessed from a sidewall of the electroplated metal layer 898 ′ is formed.
- No undercut 8011 ′ exists when an anisotropies dry etching is used to remove the bottom metal layer 8011 not under the electroplated metal layer 8012 and not under the electroplated metal layer 898 ′.
- the seed layer of the adhesion/barrier/seed layer 8011 when the seed layer of the adhesion/barrier/seed layer 8011 is a gold layer, it can be etched with an iodine-containing solution, such as solution containing potassium iodide, with an ion milling process or with an Ar sputtering etching process.
- an iodine-containing solution such as solution containing potassium iodide
- the adhesion/barrier layer of the adhesion/barrier/seed layer 8011 when the adhesion/barrier layer of the adhesion/barrier/seed layer 8011 is a titanium-tungsten-alloy layer, it can be etched with a solution containing hydrogen peroxide, with a chlorine-containing plasma etching process or with an RIE process.
- the adhesion/barrier layer of the adhesion/barrier/seed layer 8011 is a titanium layer, it can be etched with a solution containing hydrogen fluoride, with a chlorine-containing plasma etching process or with an RIE process.
- the adhesion/barrier layer of the adhesion/barrier/seed layer 8011 when the adhesion/barrier/seed layer 8011 is a chromium layer, it can be etched with a solution containing potassium ferricyanide.
- a second polymer layer 98 is deposited on the via plugs 898 , on the metal pieces 898 ′, on the metal layer 801 and on the exposed first polymer layer 95 .
- the second polymer layer 98 can be formed by a spin-on coating process, a lamination process or a screen-printing process.
- the polymer layer 98 can be formed by spin-on coating a negative-type photosensitive polyimide layer, containing ester-typer precursor, having a thickness of between 6 and 50 ⁇ m on the via plugs 898 , on the metal pieces 898 ′, on the bulk conduction metal layer 8012 and on the exposed polymer layer 95 , then baking the spin-on coated polyimide layer, and then curing or heating the baked polyimide layer at a peak temperature of between 290 and 400° C. for a time of between 20 and 150 minutes in a nitrogen ambient or in an oxygen-free ambient, the cured polyimide layer having a thickness of between 3 and 25 ⁇ m.
- the baked polyimide layer can be cured or heated at a temperature between 150 and 290° C., and preferably of between 260 and 280° C., for a time of between 20 and 150 minutes in a nitrogen ambient or in an oxygen-free ambient.
- a polishing or mechanical polishing process and preferably a chemical-mechanical polishing (CMP) process, is used to planarize the surface of the second polymer layer 98 , exposing the via plugs 898 .
- the polymer layer 98 after being planarized, may have a thickness t between 5 and 50 micrometers.
- FIGS. 16G-16K show process steps to form a second over-passivation metal layer 802 using a single-embossing process same as described in FIGS. 15D-15H , that is, an adhesion/barrier/seed layer 8021 is deposited, preferred by sputtering, on the second polymer layer 98 and on the exposed via plugs 898 , followed by forming a photoresist layer 73 on the adhesion/barrier/seed layer 8021 , openings 730 in the photoresist layer 73 exposing the seed layer of the adhesion/barrier/seed layer 8021 , followed by forming a bulk conduction metal layer 8022 on the seed layer exposed by the openings 730 , followed by removing the photoresist layer 73 , followed by removing the adhesion/barrier/seed layer 8021 not under the bulk conduction metal layer 8022 .
- the specification of the adhesion/barrier/seed layer 8021 and the bulk conduction metal layer 8022 shown in FIGS. 16G-16K can be referred to as the specification of the adhesion/barrier/seed layer 8011 and the bulk conduction metal layer 8012 illustrated in FIGS. 15D-15K , respectively.
- the process of forming the adhesion/barrier/seed layer 8021 shown in FIGS. 16G-16K can be referred to as the process of forming the adhesion/barrier/seed layer 8011 illustrated in FIGS. 15D-15K .
- the process of forming the bulk conduction metal layer 8022 shown in FIGS. 16G-16K can be referred to as the process of forming the bulk conduction metal layer 8012 illustrated in FIGS. 15D-15K .
- a contact structure 89 illustrated in FIG. 15L can be formed on the exposed metal pad 8000 shown in FIG. 16L for assembly and/or packaging purposes.
- the specification of the contact structure 89 shown in FIG. 16L can be referred to as the specification of the contact structure 89 illustrated in FIG. 15L .
- the process of forming the contact structure 89 shown in FIG. 16L can be referred to as the process of forming the contact structure 89 illustrated in FIG. 15L .
- 15D-15G and 16 A- 16 D for forming the first metal layer 801 and the first via plug 898 can be repeated to form additional metal layer (not shown) on the polymer layer 98 and on the via plugs 898 , and to form additional via plug (not shown) on the additional metal layer.
- the additional via plug can be joined with a wirebonded wire using a wirebonding process, with a solder bump using a ball-mounting process or with a flexible substrate using a TAB process.
- 16A-16L can be applied to forming the thick and wide power metal trace, bus or plane 81 over the passivation layer 5 in the first embodiment, to forming the thick and wide ground metal trace, bus or plane 82 over the passivation layer 5 in the first and fourth embodiments, to forming the thick and wide power metal trace, bus or plane 81 P over the passivation layer 5 in the first and fourth embodiments, and to forming the thick and wide signal metal trace, bus or plane 83 , 83 ′ or 85 over the passivation layer 5 in the second and third embodiments.
- FIGS. 17A to 17J show process steps to form an over-passivation scheme 8 with three metal layers 801 , 802 and 803 .
- Metal layers 801 and 802 are formed by a double-emboss process, while the metal layer 803 is formed by a single-emboss process.
- a first double-embossing process is used to form the first metal layer 801 and the first via plug 898 as described in FIGS. 15D-15G and 16 A- 16 D.
- a first inter-metal polymer layer 98 is formed and planarized to expose the first via plugs 898 , shown in process steps of FIGS. 16E-16F .
- FIG. 17A is at the same step as FIG.
- the design of the first metal layer 801 and the first via plugs 898 in FIG. 17A is slightly different from that in FIG. 16J to accommodate an additional metal layer.
- the process for forming the bottom metal layer 8021 in FIG. 17A can be referred to as the process for forming the bottom metal layer 8011 in FIG. 15D or the bottom metal layer 8021 in FIG. 16G ; the process for forming the metal layer 8022 in FIG. 17A can be referred to as the process for forming the metal layer 8012 in FIG.
- FIGS. 17A-17J The specification of the adhesion/barrier/seed layer 8021 and the bulk conduction metal layer 8022 shown in FIGS. 17A-17J can be referred to as the specification of the adhesion/barrier/seed layer 8011 and the bulk conduction metal layer 8012 illustrated in FIGS. 15D-15K , respectively.
- a second photoresist layer 74 is then deposied and patterned to form openings 740 over the bulk conduction metal layer 8022 and/or to optionally form openings 740 ′ directly on the seed layer of the second adhesion/barrier/seed layer 8021 .
- the photoresist layer 74 can be formed by spin-on coating a positive-type photosensitive polymer layer on the seed layer of the adhesion/barrier/seed layer 8021 and on the bulk conduction metal layer 8022 , then exposing the photosensitive polymer layer using a 1 ⁇ stepper or 1 ⁇ contact aligner with at least two of G-line having a wavelength ranging from 434 to 438 nm, H-line having a wavelength ranging from 403 to 407 nm, and I-line having a wavelength ranging from 363 to 367 nm, illuminating the photosensitive polymer layer, that is, G-line and H-line, G-line and I-line, H-line and I-line, or G-line, H-line and I-line illuminate the photosensitive polymer layer, then developing the exposed polymer layer, and then removing the residual polymeric material or other contaminants from the seed layer and form the bulk conduction metal layer 8022 with an O 2 plasma or a plasma containing fluorine of below 200PPM
- a second via plug layer is electroplated in the photoresist openings 740 and 740 ′ to form the second via plugs 897 and the second metal piece 897 ′.
- the second metal piece 897 ′ can be used as described for the first metal piece 989 ′.
- the material of the via plug 897 and metal piece 897 ′ may be gold or copper.
- the via plug 897 and metal piece 897 ′ may be formed by electroplating a gold layer with a thickness of between 1 and 100 ⁇ m, and preferably of between 2 and 30 ⁇ m, on the gold layer, exposed by the openings 740 , of the bulk conduction metal layer 8022 , and on the seed layer, made of gold, of the adhesion/barrier/seed layer 8021 exposed by the openings 740 ′.
- the via plug 897 and metal piece 897 ′ may be formed by electroplating a copper layer with a thickness of between 1 and 100 ⁇ m, and preferably of between 2 and 30 ⁇ m, on the copper layer, exposed by the openings 740 , of the bulk conduction metal layer 8022 , and on the seed layer, made of copper, of the adhesion/barrier/seed layer 8021 exposed by the openings 740 ′.
- the second photoresist layer 74 is then stripped using an organic solution with amide. However, some residuals from the photoresist layer 74 could remain on the bulk conduction metal layer 8022 and on the seed layer of the adhesion/barrier/seed layer 8021 . Thereafter, the residuals can be removed from the bulk conduction metal layer 8022 and from the seed layer with a plasma, such as O 2 plasma or plasma containing fluorine of below 200PPM and oxygen.
- a plasma such as O 2 plasma or plasma containing fluorine of below 200PPM and oxygen.
- the photoresist layer 74 shown in FIG. 17B can be formed on the photoresist layer 73 and on the bulk conduction metal layer 8022 .
- the openings 740 in the photoresist layer 74 expose the bulk conduction metal layer 8022 , respectively, for defining the pattern of the via plugs 897 .
- the process for forming the via plugs 897 can be referred to as the above disclosure.
- the photoresist layers 73 and 74 are removed using an organic solution with amide.
- the residuals from the photoresist layers 73 and 74 could remain on the bulk conduction metal layer 8022 , on the via plugs 897 and on the seed layer of the adhesion/barrier/seed layer 8021 . Thereafter, the residuals can be removed from the seed layer of the adhesion/barrier/seed layer 8021 , from the via plugs 897 and from the bulk conduction metal layer 8022 with a plasma, such as O 2 plasma or plasma containing fluorine of below 200PPM and oxygen. Next, the adhesion/barrier/seed layer 8021 not under the bulk conduction metal layer 8022 can be removed, as mentioned in the above descrciption[0051] Referring to FIG.
- the second adhesion/barrier/seed layer 8021 not under the second bulk conduction metal layer 8022 and not under the second metal piece 987 ′ is removed.
- the process of removing the second adhesion/barrier/seed layer 8021 not under the second bulk conduction metal layer 8022 and not under the second metal piece 897 ′, as shown in FIG. 17E can be referred to as the process of removing the first adhesion/barrier/seed layer 8011 not under the first bulk conduction metal layer 8012 and not under the metal piece 898 ′, as illustrated in FIG. 16D .
- a second inter-metal dielectric polymer layer 97 is then deposited and planarized to expose the second via plugs 897 .
- the material of the polymer layer 97 may be polyimide (PI), benzocyclobutane (BCB), polyurethane, epoxy resin, a parylene-based polymer, a solder-mask material, an elastomer, silicone or a porous dielectric material.
- the process for forming the polymer layer 97 in FIG. 17F can be as referred to as the process for forming the polymer layer 98 in FIG. 16E ; the process for planarizing the polymer layer 97 in FIG. 17G can be as referred to as the process for planarizing the polymer layer 98 in FIG. 16F .
- the polymer layer 97 can be formed by spin-on coating a negative-type photosensitive polyimide layer, containing ester-typer precursor, having a thickness of between 10 and 120 ⁇ m on the exposed bulk conduction metal layer 8022 , on the via plugs 897 , on the metal piece 897 ′ and on the exposed polymer layer 98 , then baking the spin-on coated polyimide layer, then curing or heating the baked polyimide layer at a peak temperature of between 290 and 400° C.
- the cured polyimide layer having a thickness of between 5 and 60 ⁇ m, and then polishing or mechanical polishing, preferred chemical-mechanical polishing, an upper surface of the polymer layer 97 to uncover the via plugs 897 and to planarize the upper surface thereof.
- the baked polyimide layer can be cured or heated at a temperature between 150 and 290° C., and preferably of between 260 and 280° C., for a time of between 20 and 150 minutes in a nitrogen ambient or in an oxygen-free ambient.
- FIGS. 17H and 17I show a single-embossing process is used to form a third metal layer 803 by first depositing an adhesion/barrier/seed layer 8031 , depositing and patterning a photoresist layer, electroplating a bulk conduction metal layer 8032 , stripping the photoresist layer and self-aligned etch the adhesion/barrier/seed layer 8031 .
- the specification of the adhesion/barrier/seed layer 8031 and the bulk conduction metal layer 8032 shown in FIGS. 17H-17I can be referred to as the specification of the adhesion/barrier/seed layer 8011 and the bulk conduction metal layer 8012 illustrated in FIGS. 15D-15H , respectively.
- the process of forming the adhesion/barrier/seed layer 8031 shown in FIGS. 17H-17I can be referred to as the process of forming the adhesion/barrier/seed layer 8011 illustrated in FIGS. 15D-15H .
- the process of forming the bulk conduction metal layer 8032 shown in FIGS. 17H-17I can be referred to as the process of forming the bulk conduction metal layer 8012 illustrated in FIGS. 15D-15H .
- FIG. 17J shows a completed structure by depositing and pattern a cap polymer layer 99 on the exposed polymer layer 97 and on the third metal layer 803 , an opening 990 in the cap polymer layer 99 exposing a contact pad 8000 for interconnection to an external circuit.
- the polymer layer 99 may be formed by a spin-on coating process, a lamination process or a screen-printing process.
- the material of the polymer layer 99 may be polyimide (PI), benzocyclobutane (BCB), polyurethane, epoxy resin, a parylene-based polymer, a solder-mask material, an elastomer, silicone or a porous dielectric material.
- the polymer layer 99 can be formed by spin-on coating a negative-type photosensitive polyimide layer, containing ester-typer precursor, having a thickness of between 6 and 50 ⁇ m on the exposed polymer layer 97 and on the bulk conduction metal layer 8032 , then baking the spin-on coated polyimide layer, then exposing the baked polyimide layer using a 1 ⁇ stepper or 1 ⁇ contact aligner with at least two of G-line having a wavelength ranging from 434 to 438 nm, H-line having a wavelength ranging from 403 to 407 nm, and I-line having a wavelength ranging from 363 to 367 nm, illuminating the baked polyimide layer, that is, G-line and H-line, G-line and I-line, H-line and I-line, or G-line, H-line and I-line illuminate the baked polyimide layer, then developing the exposed polyimide layer to form a polyimide opening in the exposed polyimide layer exposing the pad 8000 ,
- the cured polyimide layer having a thickness of between 3 and 25 ⁇ m, and then removing the residual polymeric material or other contaminants from the upper surface of the pad 8000 exposed by the polyimide opening with an O 2 plasma or a plasma containing fluorine of below 200PPM and oxygen, such that the polymer layer 99 can be patterned with an opening 990 in the polymer layer 99 exposing the pad 8000 .
- the developed polyimide layer can be cured or heated at a temperature between 150 and 290° C., and preferably of between 260 and 280° C., for a time of between 20 and 150 minutes in a nitrogen ambient or in an oxygen-free ambient.
- the pad 8000 can be used to be connected to the external circuit via a wirebonding process, a solder bonding process or a tape-automated-bonding (TAB) process, wherein the external circuit may be another semiconductor chip, a flexible substrate comprising a polymer layer (such as polyimide) having a thickness of between 30 and 200 ⁇ m and not comprising any polymer layer with glass fiber, a glass substrate, a ceramic substrate comprising a ceramic material as insulating layers between circuit layers, a silicon substrate, an organic substrate, a printed circuit board (PCB) or a ball grid array (BGA) substrate.
- a polymer layer such as polyimide
- PCB printed circuit board
- BGA ball grid array
- a semiconductor wafer formed with the over-passivation scheme 8 can be diced into a plurality of individual semiconductor chips.
- FIGS. 18A to 181 show another alternative of process steps to form an over-passivation scheme 8 with three metal layers 801 , 802 and 803 .
- Metal layers 801 and 803 are formed by a single-emboss process, while the metal layer 802 is formed by a double-emboss process.
- FIG. 18A a first single-embossing process is used to form the first metal layer 801 as described in FIGS. 15D-15H .
- a first inter-metal polymer layer 98 is deposited and patterned with openings 980 to expose the first metal layer 801 , as shown in process step of FIG. 15I .
- FIG. 18A is at the same process step as FIG. 15I when the first metal layer 801 and the first inter-metal dielectric polymer layer 98 are formed by a single-emboss metal process, and the inter-metal dielectric polymer layer 98 is deposited and patterned with openings 980 exposing the first metal layer 801 .
- the design of the first metal layer 801 and the first inter-metal polymer openings 980 in FIG. 18A is slightly different from that in FIG. 15I to accommodate an additional metal layer.
- the process steps in FIGS. 18B-18G show a double-embossing process to form a second metal layer 802 and via plugs 897 .
- the specification of the polymer layer 95 , the metal layer 801 and the polymer layer 98 shown in FIGS. 18A-181 can be referred to as the specification of the polymer layer 95 , the metal layer 801 and the polymer layer 98 illustrated in FIGS. 15C-15K , respectively.
- the process of forming the polymer layer 95 shown in FIG. 18A can be referred to as the polymer layer 95 illustrated in FIGS.
- the process of forming the metal layer 801 shown in FIG. 18A can be referred to as the metal layer 801 illustrated in FIGS. 15C-15K .
- the process of forming the polymer layer 98 shown in FIG. 18A can be referred to as the polymer layer 98 illustrated in FIGS. 15C-15K .
- a second adhesion/barrier/seed layer 8021 is deposited on the polymer layer 98 and on the first metal layer 801 exposed by the openings 980 .
- the specification of the second adhesion/barrier/seed layer 8021 shown in FIGS. 18B-181 can be referred to as the specification of the second adhesion/barrier/seed layer 8021 illustrated in FIGS. 15J-15K .
- the process of forming the second adhesion/barrier/seed layer 8021 shown in FIG. 18B can be referred to as the process of forming the second adhesion/barrier/seed layer 8021 illustrated in FIGS. 15J-15K .
- a photoresist layer 73 such as positive-type photoresist layer, is deposited on the seed layer of the second adhesion/barrier/seed layer 8021 .
- the photoresist layer 73 is patterned with exposure and development processes to form openings 730 in the photoresist layer 73 exposing the seed layer of the second adhesion/barrier/seed layer 8021 .
- a 1 ⁇ stepper or 1 ⁇ contact aligner can be used to expose the photoresist layer 73 during the process of exposure.
- the photoresist layer 73 can be formed by spin-on coating a positive-type photosensitive polymer layer on the seed layer of the second adhesion/barrier/seed layer 8021 , then exposing the photosensitive polymer layer using a 1 ⁇ stepper or 1 ⁇ contact aligner with at least two of G-line having a wavelength ranging from 434 to 438 nm, H-line having a wavelength ranging from 403 to 407 nm, and I-line having a wavelength ranging from 363 to 367 nm, illuminating the photosensitive polymer layer, that is, G-line and H-line, G-line and I-line, H-line and I-line, or G-line, H-line and I-line illuminate the photosensitive polymer layer, then developing the exposed polymer layer, and then removing the residual polymeric material or other contaminants from the seed layer with an O 2 plasma or a plasma containing fluorine of below 200PPM and oxygen, such that the photoresist layer 73 can be patterned with opening
- a bulk conduction layer 8022 can be electroplated and/or electroless plated over the seed layer exposed by the openings 730 .
- the bulk conduction layer 8022 may be a single layer of gold, copper, silver, palladium, platinum, rhodium, ruthenium, rhenium or nickel, or a composite layer made of the abovementioned metals.
- the specification of the bulk conduction metal layer 8022 shown in FIGS. 18C-181 can be referred to as the specification of the bulk conduction metal layer 8012 illustrated in FIGS. 15F-15K .
- the process of forming the bulk conduction metal layer 8022 shown in FIGS. 18C-18I can be referred to as the process of forming the bulk conduction metal layer 8012 illustrated in FIGS. 15F-i 5 K.
- the photoresist layer 73 is then stripped using an organic solution with amide. However, some residuals from the photoresist layer 73 could remain on the bulk conduction metal layer 8022 and on the seed layer of the adhesion/barrier/seed layer 8021 . Thereafter, the residuals can be removed from the seed layer of the adhesion/barrier/seed layer 8021 and from the bulk conduction metal layer 8022 with a plasma, such as O 2 plasma or plasma containing fluorine of below 200PPM and oxygen.
- a plasma such as O 2 plasma or plasma containing fluorine of below 200PPM and oxygen.
- a photoresist layer 74 is then deposited and patterned to form openings 740 over the second bulk conduction metal layer 8022 and/or to optionally form openings 740 ′ directly on the seed layer of the second adhesion/barrier/seed layer 8021 .
- the photoresist layer 74 can be formed by spin-on coating a positive-type photosensitive polymer layer on the seed layer of the adhesion/barrier/seed layer 8021 and on the bulk conduction metal layer 8022 , then exposing the photosensitive polymer layer using a 1 ⁇ stepper or 1 ⁇ contact aligner with at least two of G-line having a wavelength ranging from 434 to 438 nm, H-line having a wavelength ranging from 403 to 407 nm, and I-line having a wavelength ranging from 363 to 367 nm, illuminating the photosensitive polymer layer, that is, G-line and H-line, G-line and I-line, H-line and I-line, or G-line, H-line and I-line illuminate the photosensitive polymer layer, then developing the exposed polymer layer, and then removing the residual polymeric material or other contaminants from the seed layer and form the bulk conduction metal layer 8022 with an O 2 plasma or a plasma containing fluorine of below 200PPM
- a via plug layer is electroplated in the photoresist openings 740 and 740 ′ to form via plugs 897 and metal piece 897 ′.
- the metal piece 897 ′ can be used as described for the metal piece 898 ′ in FIG. 16D .
- the material of the via plug 897 and metal piece 897 ′ may be gold or copper.
- the via plug 897 and metal piece 897 ′ may be formed by electroplating a gold layer with a thickness of between 1 and 100m, and preferably of between 2 and 30 ⁇ m, on the gold layer, exposed by the openings 740 , of the bulk conduction metal layer 8022 , and on the seed layer, made of gold, of the adhesion/barrier/seed layer 8021 exposed by the openings 740 ′.
- the via plug 897 and metal piece 897 ′ may be formed by electroplating a copper layer with a thickness of between 1 and 100 ⁇ m, and preferably of between 2 and 30 ⁇ m, on the copper layer, exposed by the openings 740 , of the bulk conduction metal layer 8022 , and on the seed layer, made of copper, of the adhesion/barrier/seed layer 8021 exposed by the openings 740 ′.
- the photoresist layer 74 is then stripped using an organic solution with amide. However, some residuals from the photoresist layer 74 could remain on the exposed bulk conduction metal layer 8022 , on the via plugs 897 , on the metal piece 897 ′ and on the seed layer of the adhesion/barrier/seed layer 8021 . Thereafter, the residuals can be removed from the seed layer, from the via plugs 897 , from the metal piece 897 ′ and from the bulk conduction metal layer 8022 with a plasma, such as O 2 plasma or plasma containing fluorine of below 200PPM and oxygen.
- a plasma such as O 2 plasma or plasma containing fluorine of below 200PPM and oxygen.
- the photoresist layer 74 shown in FIG. 18E can be formed on the photoresist layer 73 and on the bulk conduction metal layer 8022 .
- the openings 740 in the photoresist layer 74 expose the bulk conduction metal layer 8022 , respectively, for defining the pattern of the via plugs 897 .
- the process for forming the via plugs 897 can be referred to as the above disclosure.
- the photoresist layers 73 and 74 are removed using an organic solution with amide.
- the residuals from the photoresist layers 73 and 74 could remain on the bulk conduction metal layer 8022 , on the via plugs 897 and on the seed layer of the adhesion/barrier/seed layer 8021 . Thereafter, the residuals can be removed from the seed layer of the adhesion/barrier/seed layer 8021 , from the via plugs 897 and from the bulk conduction metal layer 8022 with a plasma, such as O 2 plasma or plasma containing fluorine of below 200PPM and oxygen. Next, the adhesion/barrier/seed layer 8021 not under the bulk conduction metal layer 8022 can be removed, as mentioned in the above descrciption.
- a plasma such as O 2 plasma or plasma containing fluorine of below 200PPM and oxygen.
- the adhesion/barrier/seed layer 8021 not under the bulk conduction metal layer 8022 and not under the metal piece 897 ′ can be removed.
- the process of removing the adhesion/barrier/seed layer 8021 not under the bulk conduction metal layer 8022 and not under the second metal piece 897 ′, as shown in FIG. 18G can be referred to as the process of removing the adhesion/barrier/seed layer 8011 not under the bulk conduction metal layer 8012 and ont under the metal piece 898 ′, as illustrated in FIG. 16D .
- a second inter-metal dielectric polymer layer 97 is then deposited and planarized to expose the second via plugs 897 .
- the material of the polymer layer 97 may be polyimide (PI), benzocyclobutane (BCB), polyurethane, epoxy resin, a parylene-based polymer, a solder-mask material, an elastomer, silicone or a porous dielectric material.
- the polymer layer 97 can be formed by spin-on coating a negative-type photosensitive polyimide layer, containing ester-typer precursor, having a thickness of between 10 and 120 ⁇ m on the exposed bulk conduction metal layer 8022 , on the via plugs 897 , on the metal piece 897 ′ and on the exposed polymer layer 98 , then baking the spin-on coated polyimide layer, then curing or heating the baked polyimide layer at a peak temperature of between 290 and 400° C.
- the cured polyimide layer having a thickness of between 5 and 60 ⁇ m, and then polishing or mechanical polishing, preferred chemical-mechanical polishing, an upper surface of the polymer layer 97 to uncover the via plugs 897 and to planarize the upper surface thereof.
- the baked polyimide layer can be cured or heated at a temperature between 150 and 290° C., and preferably of between 260 and 280° C., for a time of between 20 and 150 minutes in a nitrogen ambient or in an oxygen-free ambient.
- FIG. 18I shows a completed structure by first forming the third metallayer 803 is formed by a single-embossing process as described in FIGS. 17H-17I .
- a cap polymer layer 99 is spin coated on the patterned circuit layer 803 , and an opening 990 is formed in the cap polymer layer 99 to expose a contact pad 8000 for interconnection to an external circuit.
- the specification of the adhesion/barrier/seed layer 8031 and the bulk conduction metal layer 8032 shown in FIG. 18I can be referred to as the specification of the adhesion/barrier/seed layer 8011 and the bulk conduction metal layer 8012 illustrated in FIGS. 15D-15H , respectively.
- the process of forming the adhesion/barrier/seed layer 8031 shown in FIG. 18I can be referred to as the process of forming the adhesion/barrier/seed layer 8011 illustrated in FIGS. 15D-15H .
- the process of forming the bulk conduction metal layer 8032 shown in FIG. 18I can be referred to as the process of forming the bulk conduction metal layer 8012 illustrated in FIGS. 15D-15H .
- the specification of the polymer layer 99 shown in FIG. 18I can be referred to as the specification of the polymer layer 99 illustrated in FIG. 17J .
- the process of forming the polymer layer 99 shown in FIG. 18I can be referred to as the process of forming the polymer layer 99 and the opening 990 illustrated in FIG. 17J .
- the pad 8000 can be used to be connected to the external circuit via a wirebonding process, a solder bonding process or a tape-automated-bonding (TAB) process, wherein the external circuit may be another semiconductor chip, a flexible substrate comprising a polymer layer (such as polyimide) having a thickness of between 30 and 200 ⁇ m and not comprising any polymer layer with glass fiber, a glass substrate, a ceramic substrate comprising a ceramic material as insulating layers between circuit layers, a silicon substrate, an organic substrate, a printed circuit board (PCB) or a ball grid array (BGA) substrate.
- a polymer layer such as polyimide
- PCB printed circuit board
- BGA ball grid array
- FIGS. 19A to 191 show another alternative of process steps to form an over-passivation scheme 8 with two metal layers 801 and 802 .
- the metal layer 801 is formed by a double-emboss process, while the metal layer 802 is formed by a single-emboss process.
- a polymer layer 97 can be formed on the polymer layer 98 , multiple openings 970 in the polymer layer 97 exposing the via plugs 898 .
- the material of the polymer layer 97 may be polyimide (PI), benzocyclobutane (BCB), polyurethane, epoxy resin, a parylene-based polymer, a solder-mask material, an elastomer, silicone or a porous dielectric material.
- the polymer layer 97 can be formed by spin-on coating a negative-type photosensitive polyimide layer, containing ester-typer precursor, having a thickness of between 6 and 50 ⁇ m on the polymer layer 98 and on the exposed via plugs 898 , then baking the spin-on coated polyimide layer, then exposing the baked polyimide layer using a 1 ⁇ stepper or 1 ⁇ contact aligner with at least two of G-line having a wavelength ranging from 434 to 438 nm, H-line having a wavelength ranging from 403 to 407 nm, and I-line having a wavelength ranging from 363 to 367 nm, illuminating the baked polyimide layer, that is, G-line and H-line, G-line and I-line, H-line and I-line, or G-line, H-line and I-line illuminate the baked polyimide layer, then developing the exposed polyimide layer to form polyimide openings in the exposed polyimide layer exposing the exposed via plugs 898
- the cured polyimide layer having a thickness of between 3 and 25 ⁇ m, and then removing the residual polymeric material or other contaminants from the upper surface of the via plugs 898 exposed by the polyimide openings with an O 2 plasma or a plasma containing fluorine of below 200PPM and oxygen, such that the polymer layer 97 can be patterned with openings 970 exposing the via plugs 898 .
- the developed polyimide layer can be cured or heated at a temperature between 150 and 290° C., and preferably of between 260 and 280° C., for a time of between 20 and 150 minutes in a nitrogen ambient or in an oxygen-free ambient.
- an adhesion/barrier/seed layer 8021 is deposited, preferred by sputtering, on the polymer layer 97 and on the via plugs 898 exposed by the openings 970 .
- the adhesion/barrier/seed layer 8021 can be formed by a process including a vapor deposition method, an evaporation method, a CVD method, an electroless plating method or a PVD method.
- the specification of the adhesion/barrier/seed layer 8021 shown in FIGS. 19B-191 can be referred to as the specification of the adhesion/barrier/seed layer 8011 illustrated in FIGS. 15D-15K .
- the process of forming the adhesion/barrier/seed layer 8021 shown in FIG. 19B can be referred to as the process of forming the adhesion/barrier/seed layer 8011 illustrated in FIGS. 15D-15K .
- a photoresist layer 73 such as positive-type photoresist layer, is formed on the adhesion/barrier/seed layer 8021 .
- the photoresist layer 73 is patterned with exposure and development processes to form openings 730 in the photoresist layer 73 exposing the adhesion/barrier/seed layer 8021 .
- a 1 ⁇ stepper or 1 ⁇ contact aligner can be used to expose the photoresist layer 730 during the process of exposure.
- the process of forming the photoresist layer 73 and the openings 730 in the photoresist layer 73 shown in FIG. 19C can be referred to as the process of forming the photoresist layer 73 and the openings 730 in the photoresist layer 73 illustrated in FIG. 18C .
- a bulk conduction metal layer 8022 can be electroplated and/or electroless plated over the adhesion/barrier/seed layer 8021 exposed by the openings 730 .
- the bulk conduction layer 8022 may be a single layer of gold, copper, silver, palladium, platinum, rhodium, ruthenium, rhenium or nickel, or a composite layer made of the abovementioned metals.
- the specification of the bulk conduction metal layer 8022 shown in FIGS. 19D-191 can be referred to as the specification of the bulk conduction metal layer 8012 illustrated in FIGS. 15F-15K .
- the process of forming the bulk conduction metal layer 8022 shown in FIG. 19D can be referred to as the process of forming the bulk conduction metal layer 8012 illustrated in FIGS. 15F-15K .
- the photoresist layer 73 can be removed using an organic solution with amide. However, some residuals from the photoresist layer 73 could remain on the bulk conduction metal layer 8022 and on the seed layer of the adhesion/barrier/seed layer 8021 . Thereafter, the residuals can be removed from the bulk conduction metal layer 8022 and from the seed layer with a plasma, such as O 2 plasma or plasma containing fluorine of below 200PPM and oxygen.
- a plasma such as O 2 plasma or plasma containing fluorine of below 200PPM and oxygen.
- the adhesion/barrier/seed layer 8021 not under the bulk conduction metal layer 8022 is removed with a dry etching method or a wet etching method.
- a dry etching method when the seed layer of the adhesion/barrier/seed layer 8021 is a gold layer, it can be etched with an iodine-containing solution, such as solution containing potassium iodide; when the seed layer of the adhesion/barrier/seed layer 8021 is a copper layer, it can be etched with a solution containing NH 4 OH; when the adhesion/barrier layer of the adhesion/barrier/seed layer 8021 is a titanium-tungsten-alloy layer, it can be etched with a solution containing hydrogen peroxide; when the adhesion/barrier layer of the adhesion/barrier/seed layer 8021 is a titanium layer, it can be etched with a solution containing hydrogen fluoride; when the adhesion/barrier layer of the adh
- the seed layer of the adhesion/barrier/seed layer 8021 when the seed layer of the adhesion/barrier/seed layer 8021 is a gold layer, it can be removed with an ion milling process or with an Ar sputtering etching process; when the adhesion/barrier layer of the adhesion/barrier/seed layer 8021 is a titanium layer or a titanium-tungsten-alloy layer, it can be etched with a chlorine-containing plasma etching process or with an RIE process.
- the dry etching method to etch the adhesion/barrier/seed layer 8021 not under the bulk conduction metal layer 8022 may include a chemical plasma etching process, a sputtering etching process, such as argon sputter process, or a chemical vapor etching process.
- a second metal layer 802 can be formed on the polymer layer 97 and on the via plugs 898 exposed by the openings 970 , and the second metal layer 802 is formed with the adhesion/barrier/seed layer 8021 and the bulk conduction metal layer 8022 on the adhesion/barrier/seed layer 8021 .
- a polymer layer 99 is formed on the exposed polymer layer 97 and on the bulk conduction metal layer 8022 via a spin-on coating process.
- the polymer layer 99 is patterned with exposure and development processes to form an polymer opening 990 in the polymer layer 99 exposing the pad 8000 .
- the polymer layer 99 may be formed by a lamination process or a screen-printing process.
- the material of the polymer layer 99 may be polyimide (PI), benzocyclobutane (BCB), polyurethane, epoxy resin, a parylene-based polymer, a solder-mask material, an elastomer, silicone or a porous dielectric material.
- the polymer layer 99 can be formed by spin-on coating a negative-type photosensitive polyimide layer, containing ester-typer precursor, having a thickness of between 6 and 50 ⁇ m on the exposed polymer layer 97 and on the bulk conduction metal layer 8022 , then baking the spin-on coated polyimide layer, then exposing the baked polyimide layer using a 1 ⁇ stepper or 1 ⁇ contact aligner with at least two of G-line having a wavelength ranging from 434 to 438 nm, H-line having a wavelength ranging from 403 to 407 nm, and I-line having a wavelength ranging from 363 to 367 nm, illuminating the baked polyimide layer, that is, G-line and H-line, G-line and I-line, H-line and I-line, or G-line, H-line and I-line illuminate the baked polyimide layer, then developing the exposed polyimide layer to form an polyimide opening in the exposed polyimide layer exposing the pad 8000 , then
- the cured polyimide layer having a thickness of between 3 and 25 ⁇ m, and then removing the residual polymeric material or other contaminants from the upper surface of the pad 8000 exposed by the polyimide opening with an O 2 plasma or a plasma containing fluorine of below 200PPM and oxygen, such that the polymer layer 99 can be patterned with an opening 990 in the polymer layer 99 exposing the pad 8000 .
- the developed polyimide layer can be cured or heated at a temperature between 150 and 290° C., and preferably of between 260 and 280° C., for a time of between 20 and 150 minutes in a nitrogen ambient or in an oxygen-free ambient.
- a semiconductor wafer formed with the over-passivation scheme 8 can be diced into a plurality of individual semiconductor chips.
- the method of connecting the contact pad 8000 in FIG. 19I to an external circuit can be referred to as the method of connecting the contact pad 8000 in FIG. 15K to an external circuit.
- the external circuit may be another semiconductor chip, a flexible substrate comprising a polymer layer (such as polyimide) having a thickness of between 30 and 200 ⁇ m and not comprising any polymer layer with glass fiber, a glass substrate, a ceramic substrate comprising a ceramic material as insulating layers between circuit layers, a silicon substrate, an organic substrate, a printed circuit board (PCB) or a ball grid array (BGA) substrate.
- a wire 89 ′ such as gold wire, copper wire or aluminum wire, can be bonded to the pad 8000 of the individual semiconductor chip.
- the contact structure 89 illustrated in FIG. 15L can be formed over the pad 8000 exposed by the opening 990 .
- Under the contact structure 89 may be an adhesion/barrier layer 891 . After the wafer is formed with the contact structure 89 , it can be diced into a plurality of individual semiconductor chips.
- FIGS. 21 and 22 show top views of a MOS transistor that can be a PMOS transistor or an NMOS transistor.
- a transistor comprises an active region 200 , diffusion region, in or over the silicon substrate 1 , a field oxide region 202 on the silicon substrate I and around the active region 200 , a gate 204 on the field oxide region 202 and across the active region 200 , and a gate oxide (not shown) between the active region 200 and the gate 204 .
- the active region 200 can be defined as a soure 206 at a side of the gate 204 , and a drain 208 at the other side of the gate 204 .
- the material of the gate 204 may be poly silicon, metal silicide or composite layer of above materials, wherein the metal silicide may be NiSi, CoS, TiSi 2 or WSi.
- the material of the gate 204 may be a metal, such as W, WN, TiN, Ta, TaN, Mo, or alloy or composite layer of above materials.
- the material of the gate oxide may be silicon oxide or high k oxide, such as Hf containing oxide.
- the Hf containing oxide may be HfO 2 , HfSiON or HfSiO.
- the above-mentioned physical channel width and physical channel length in all embodiments can be defined in FIG. 21 .
- the reference mark of W is defined as the physical channel width of the transistor, the length of the gate 204 crossing over the diffusion region 200 ;
- the reference mark of L is defined as the physical channel length of the transistor, the width of the gate 204 over the diffusion region 200 .
- a transistor may include a gate 204 with multiple portions 204 1 - 204 n over one or more diffusion regions 200 .
- the reference marks of W 1 -W n are defined as the physical channel width of each portion 204 1 - 204 n of the gate 204 , the length of each portion 204 1 - 204 n of the gate 204 crossing over the diffusion region 200 ;
- the reference mark of L is defined as the physical channel length of one of the portions 204 1 - 204 n of the gate 204 , the width of one of the portions 204 1 - 204 n of the gate 204 over the diffusion region 200 .
- the physical channel width W of the transistor is the summation of the physical channel widths WI-Wl of each portions 204 1 - 204 n of the gate 204
- the physical channel length L of the transistor is the physical channel length L of one of the portions 204 1 - 204 n of the gate 204 .
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Manufacturing & Machinery (AREA)
- Geometry (AREA)
- Health & Medical Sciences (AREA)
- Electromagnetism (AREA)
- Toxicology (AREA)
- Semiconductor Integrated Circuits (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
An integrated circuit chip includes a silicon substrate, a first circuit in or over said silicon substrate, a second circuit device in or over said silicon substrate, a dielectric structure over said silicon substrate, a first interconnecting structure in said dielectric structure, a first pad connected to said first node of said voltage regulator through said first interconnecting structure, a second interconnecting structure in said dielectric structure, a second pad connected to said first node of said internal circuit through said second interconnecting structure, a passivation layer over said dielectric structure, wherein multiple opening in said passivation layer exposes said first and second pads, and a third interconnecting structure over said passivation layer and over said first and second pads.
Description
- This application claims foreign priority to TW application No. 095136115, filed on Sep. 29, 2006, which is herein incorporated by reference in its entirety.
- This application is related to MEGICA Docket No. MEGA 07-011US-TW06015-E01, MEGA 07-011US-TW06015-E03, MEGA 07-011US-TW06015-E04, MEGA 07-011US-TW06015-E05, MEGA 07-01US-TW06015-E06 and MEGA 07-011US-TW06015-E07, assigned to a common assignee.
- 1. Field of the Invention
- The invention relates to an on-chip circuit unit to send electrical stimulus to other circuit units that are located on the same integrated circuit (IC) chip and a method for forming the same. More particularly, the invention relates to an on-chip voltage-regulating circuit or a voltage converter to send electrical power to other circuit units located on the same chip by way of a coarse conductor deposited over the passivation layer.
- 2. Brief Description of the Related Art
- Today many electronic devices are required to run at high speed and/or low power consumption conditions. Moreover, a modern electronic system, module, or circuit board contains many different types of chips, such as Central Processing Units (CPUs), Digital Signal Processors (DSPs), analog chips, DRAMs, SRAMs, Flashs and etc. Each chip is fabricated using different types and/or different generations of IC manufacturing process technologies. For example, in a modern notebook personal computer, the CPU chip may be fabricated using an advanced 65 nm technology with power supply voltage at 1.2 V, the analog chip fabricated using a 0.25 um IC process technology with power supply voltage at 3.3 V, and the DRAM chip using a 90 nm IC process technology at 1.5V, and the flash chip using a 0.18 um technology with power supply voltage at 2.5V. With varieties of supply voltages in a single system, the on-chip voltage converter and/or voltage regulator become desirable. The DRAM chip may require an on-chip voltage converter and/or voltage regulator to convert 3.3V to 1.5V and the flash chip may also require an on-chip voltage converter to convert 3.3V to 2.5V Moreover, the on-chip voltage converter or regulator should provide a constant voltage for the semiconductor devices located at different locations on an IC chip through on-chip power/ground buses. In this regard, an on-chip voltage regulator or an on-chip voltage converter affiliated with low parasitic power/ground lines is desired. In addition to the minimized energy consumption, the rippling effect that may occur in accordance with fluctuation of load capacitance and resistance is also abated.
- U.S. Pat. No. 6,495,442 B1 by Lin and et al. describes post-passivation schemes on top of IC chips. The post-passivation scheme over the IC passivation layer is used as the global, power, ground, or signal distribution networks. The power/ground voltage is supplied from an external (outside of the chip) power supply source.
- U.S. Pat. No. 6,649,509 B1 by Lin and et al. describes an embossing process to form post-passivation interconnection scheme over the IC passivation layer to be used as the global distribution network for power, ground, clock and/or signal.
- An object of this invention is to provide an on-chip circuit unit to send electrical stimulus to several devices or circuit units that are located on the same IC chip.
- An object of this invention is to provide an on-chip voltage-regulating device (voltage regulator) to send electrical power to several devices or circuit units that are located on the same IC chip.
- An object of this invention is to provide an on-chip voltage converter to send electrical power to several devices or circuit units that are located on the same IC chip.
- Another object of the invention is to deliver electrical stimulus to several devices or circuit units with little loss due to the parasitic effects.
- Another object of the invention is to deliver electrical power to several devices or circuit units with little loss due to the parasitic effects.
- A further object is to deliver electrical power to several devices or circuit units through the passivation opening and by way of a coarse conductor deposited over the passivation layer.
- A still further object is to provide an over-passivation metal interconnection distributing signals, power, or ground outputs from at least one internal circuit or internal device to at least another internal circuit or internal device.
- Another object of the invention is to provide an over-passivation metal interconnection distributing signals, power, or ground outputs from at least one internal circuit or internal device to at least another internal circuit or internal device without connection to ESD, driver or receiver circuitry.
- Yet another object of the invention is to provide an over-passivation metal interconnection distributing signals, power, or ground outputs from at least one internal circuit or internal device to at least another internal circuit or device without connection to external (outside of the chip) circuitry.
- Another object is to propagate a signal generated in the internal circuits or internal devices to the external circuitry through over-passivation metals and fine-line metals.
- A further object of the invention is to provide an over-passivation metal interconnection distributing signals, power, or ground outputs from at least one internal circuit or internal device to at least another internal circuit or internal device wherein an over-passivation contacting structure can be connected with an off-chip circuit, and connected to external circuitry.
- A still further object is to provide an over-passivation metal interconnection distributing an external power supply to internal circuits and a contacting structure to the external power supply.
- In accordance with the objects of the invention, a chip structure is provided comprising an over-passivation metal interconnection distributing output voltage and/or current from a voltage regulator to internal circuits.
- Also in accordance with the objects of the invention, another chip structure is provided comprising an over-passivation metal interconnection distributing signals, power or ground outputs from at least one internal circuit to at least another internal circuit.
- Also in accordance with the objects of the invention, another chip structure is provided comprising an over-passivation metal interconnection distributing signals, power or ground outputs from at least one internal circuit to at least another internal circuit and an over-passivation metal contacting structure connecting an off-circuit chip to external circuitry.
- Also in accordance with the objects of the invention, another chip structure is provided comprising an over-passivation metal interconnection distributing an external power supply to internal circuits and a contacting structure to the external power supply.
- To enable the objectives, technical contents, characteristics and accomplishments of the present invention, the embodiments of the present invention are to be described in detail in copperation with the attached drawings below.
-
FIG. 1A is a schematic representation of a conventional voltage regulator or voltage converter connected to internal circuits through a fine-line metallization. -
FIG. 1B is a schematic representation of a voltage regulator or a voltage converter connected to internal circuits through an over-passivation power bus (metal line, trace, or plane) in a first preferred embodiment of the present invention. -
FIGS. 1C and 1D are schematic representation of a voltage regulator or a voltage converter connected to internal circuits through over-passivation power and ground buses (metal lines, traces, or planes) in a first preferred embodiment of the present invention. -
FIG. 2A is a top view layout of a conventional voltage regulator or voltage converter connected to internal circuits through a fine-line metallization. -
FIG. 2B is a top view layout of a voltage regulator or a voltage converter connected to internal circuits through an over-passivation power bus (metal line, trace or plane) in a first preferred embodiment of the present invention. -
FIG. 2C is a top view layout of a voltage regulator or a voltage converter connected to internal circuits through over-passivation power and ground buses (metal lines, traces or planes) in a first preferred embodiment of the present invention. -
FIG. 3A is a cross-sectional representation of a conventional voltage regulator or voltage converter connected to internal circuits through a fine-line metallization. -
FIG. 3B is a cross-sectional representation of a voltage regulator or a voltage converter connected to internal circuits through an over-passivation power bus (metal line, trace or bus) in a first preferred embodiment of the present invention. -
FIG. 3C is a cross-sectional representation of a voltage regulator or a voltage converter connected to internal circuits through over-passivation power and ground buses (metal lines, traces or planes in two patterned circuit metal layers) in a first preferred embodiment of the present invention. -
FIG. 3D is a cross-sectional representation of a voltage regulator or a voltage converter connected to internal circuits through an over-passivation power bus (metal line, trace or bus) in a first preferred embodiment of the present invention. This figure is similar toFIG. 3B except that an additional polymer layer is provided between the bottom-most over-passivation metal layer and the passivation layer. -
FIG. 4 is a schematic representation of an example of a CMOS voltage converter circuit in a preferred embodiment of the present invention. -
FIG. 5A is a schematic representation of multiple internal circuits connected through a fine-line metallization structure under a passivation layer. -
FIG. 5B is a schematic representation of multiple internal circuits connected through a thick and wide metal layer over a passivation layer to transmit a signal according to a second embodiment of the invention. -
FIG. 5C shows a circuit diagram of an inverter, which can be applied to theinternal circuit 21 shown inFIG. 5B . -
FIG. 5D shows a circuit diagram of an internal driver, which can be applied to theinternal circuit 21 shown inFIG. 5B . -
FIG. 5E shows a circuit diagram of a tri-state buffer, which can be applied to theinternal circuit 21 shown inFIG. 5B . -
FIG. 5F shows a circuit diagram of a tri-state buffer, which can be applied to theinternal circuit 21 shown inFIG. 5B , connected to a sense amplifier connected to a memory cell. -
FIG. 5G shows a circuit diagram of a gate switch, which can be applied to theinternal circuit 21 shown inFIG. 5B , connected to a sense amplifier connected to a memory cell. -
FIG. 5H shows a circuit diagram of a latch circuit, which can be applied to theinternal circuit 21 shown inFIG. 5B , connected to a sense amplifier connected to a memory cell. -
FIG. 5I shows a circuit diagram of a gate switch and internal driver, which can be applied to theinternal circuit 21 shown inFIG. 5B , connected to a sense amplifier connected to a memory cell. -
FIG. 5J shows a circuit diagram of a latch circuit and internal driver, which can be applied to theinternal circuit 21 shown inFIG. 5B , connected to a sense amplifier connected to a memory cell. -
FIG. 5K is a schematic representation of multiple internal circuits connected through a thick and wide metal layer over a passivation layer to transmit a signal according to a second embodiment of the invention. -
FIG. 5L shows a circuit diagram of an internal receiver, which can be applied to theinternal circuit 21 shown inFIG. 5K . -
FIG. 5M shows a circuit diagram of a tri-state buffer, which can be applied to theinternal circuit 21 shown inFIG. 5K . -
FIG. 5N shows a circuit diagram of a tri-state buffer, which can be applied to theinternal circuit 21 shown inFIG. 5K , connected to a sense amplifier connected to a memory cell. -
FIG. 5O shows a circuit diagram of a gate switch, which can be applied to theinternal circuit 21 shown inFIG. 5K , connected to a sense amplifier connected to a memory cell. -
FIG. 5P shows a circuit diagram of a latch circuit, which can be applied to theinternal circuit 21 shown inFIG. 5K , connected to a sense amplifier connected to a memory cell. -
FIG. 5Q shows a circuit diagram of a gate switch and internal receiver, which can be applied to theinternal circuit 21 shown inFIG. 5K , connected to a sense amplifier connected to a memory cell. -
FIG. 5R shows a circuit diagram of a latch circuit and internal receiver, which can be applied to theinternal circuit 21 shown inFIG. 5K , connected to a sense amplifier connected to a memory cell. -
FIG. 5S is a schematic representation of multiple internal circuits connected through a thick and wide metal layer over a passivation layer to transmit an analog signal according to a second embodiment of the invention. -
FIG. 5T shows a circuit diagram of a differential amplifier, which can be applied to theinternal circuit 21 shown inFIG. 5S . -
FIGS. 5U-5Z show a schematic representation of a memory chip with an address bus and a data bus over a passivation layer. -
FIG. 6A is a top view layout of a conventional distribution of signals from an internal circuit to other internal circuits. -
FIG. 6B is a top view layout of signal distribution, wherein an internal circuit sends signals to other internal circuits through an over-passivation interconnection scheme, requiring no solder bump and no off-chip circuits, in a second preferred embodiment of the present invention. -
FIG. 7A is a cross-sectional representation of a conventional distribution of signals from an internal circuit to other internal circuits. -
FIG. 7B is a cross-sectional representation of signal distribution, wherein an internal circuit sends signals to other internal circuits through an over-passivation interconnection scheme, requiring no solder bump and no off-chip circuits, in a second preferred embodiment of the present invention. -
FIG. 7C is a cross-sectional representation of signal distribution, wherein an internal circuit sends signals to other internal circuits through an over-passivation scheme, requiring no solder bump and no off-chip circuits, in a second preferred embodiment of the present invention. Two over-passivation scheme comprises two metal layers. -
FIG. 7D is a cross-sectional representation of signal distribution, wherein an internal circuit sends signals to other internal circuits through an over-passivation interconnection scheme. This figure is similar toFIG. 7B except that an additional polymer layer is provided between the passivation layer and the bottom-most over-passivation metal layer. -
FIG. 8A is a schematic representation of a conventional distribution of signals from internal circuits to the external circuits through off-chip circuits using fine-line scheme. -
FIGS. 8B , 8D, 8E and 8F are schematic representations of a signal generated in the internal circuits propagated to an external circuitry through over-passivation metals and fine-line metals in a third preferred embodiment of the present invention, and through off-chip circuits. -
FIG. 8C is a schematic representation of a signal transmitted from an external circuit to an internal circuit through over-passivation metals and fine-line metals in a third preferred embodiment of the present invention, and through off-chip circuits. -
FIG. 9A is a top view layout of a conventional distribution of signals from internal circuits to the external circuits through off-chip circuits using a fine-line scheme. -
FIG. 9B is a top view layout of multiple internal circuits connected to an off-chip circuit through a thick and wide metal trace, bus or plane over a passivation layer. -
FIG. 9C is a top view layout of multiple internal circuits connected to an off-chip circuit through a thick and wide metal trace, bus or plane over a passivation layer, wherein the off-chip circuit includes two-stage cascade off-chip driver 421. -
FIG. 9D is a top view layout of multiple internal circuits connected to an off-chip circuit through a thick and wide metal trace, bus or plane over a passivation layer, wherein the off-chip circuit includes four-stage cascade off-chip driver 42. -
FIG. 10A is a cross-sectional representation of a conventional distribution of signals from internal circuits to the external circuits through off-chip circuits using fine-line scheme. -
FIGS. 10B-10E and 10G-10I are cross-sectional representations of multiple internal circuits connected to an off-chip circuit through a thick and wide metal trace, bus or plane over a passivation layer according to a third preferred embodiment of the present invention. -
FIG. 10F is a cross-sectional representation of multiple internal circuits connected to an off-chip circuit through a metal trace, bus or plane under a passivation layer, with a wire wirebonded to a relocated pad on a passivation layer, according to a third preferred embodiment of the present invention. -
FIG. 11A is a schematic representation of an example of an off-chip driver circuit, which can be applied to the I/O circuit 42 shown inFIG. 8B , in the third preferred embodiment of the present invention. -
FIG. 11B is a schematic representation of an example of an off-chip receiver circuit, which can be applied to the I/O circuit 42 shown inFIG. 8C , in the third preferred embodiment of the present invention. -
FIG. 11C is a schematic representation of an example of an off-chip tri-state buffer, which can be applied to the I/O circuit 42 shown inFIG. 8B , in the third preferred embodiment of the present invention. -
FIG. 11D is a schematic representation of an example of an off-chip driver circuit, which can be applied to the I/O circuit 42 shown inFIG. 8E , in the third preferred embodiment of the present invention. -
FIG. 11E is a schematic representation of an example of an off-chip tri-state buffer, which can be applied to the I/O circuit 42 shown inFIG. 8C , in the third preferred embodiment of the present invention. -
FIG. 11F is a schematic representation of an example of an ESD connection, which can be applied to theESD circuit 43 shown inFIGS. 8B , 8C, 8E and 8F, in the third preferred embodiment of the present invention. -
FIG. 11G is a schematic representation of an example of a four-stage cascade off-chip driver circuit, which can be applied to the I/O circuit 42 shown inFIG. 8F , in the third preferred embodiment of the present invention. -
FIG. 11H is a schematic representation of an example of two ESD connections, which can be applied to theESD protection circuit 43 shown inFIG. 8D , in the third preferred embodiment of the present invention. -
FIG. 12A is a schematic representation of a conventional distribution of external power supply to internal circuits. -
FIG. 12B is a schematic representation of distribution of external power supply to internal circuits through over-passivation metals in a fourth preferred embodiment of the present invention. An ESD protection circuit is connected to the over-passivation metals. -
FIG. 12C is a schematic representation of distribution of external power supply and external ground to internal circuits through over-passivation metals in a fourth preferred embodiment of the present invention. Both power and ground nodes of internal circuits are connected to the over-passivation metals. An ESD protection circuit is connected to the over-passivation metals. -
FIG. 12D is a schematic representation of distribution of external power supply and external ground to internal circuits through over-passivation metals in a fourth preferred embodiment of the present invention. More than one ESD protection circuits are connected to the over-passivation metals. -
FIG. 12E is a schematic representation of an example of an ESD protection circuit, which can be applied to theESD circuit FIGS. 12B-12D , in the fourth preferred embodiment of the present invention. -
FIG. 13A is a top view layout of a conventional distribution of external power supply to internal circuits. -
FIG. 13B is a top view layout of distribution of external power supply to internal circuits through over-passivation metals in a fourth preferred embodiment of the present invention. An ESD protection circuit is connected to the over-passivation metals. -
FIG. 13C is a top view layout of distribution of external power supply and external ground to internal circuits through over-passivation metals in a fourth preferred embodiment of the present invention. Both power and ground nodes of internal circuits are connected to the over-passivation metals. An ESD protection circuit is connected to the over-passivation power and ground traces, buses or planes. -
FIG. 14A is a cross-sectional representation of a conventional distribution of external power supply to internal circuits. -
FIG. 14B is a cross-sectional representation of distribution of external power supply to internal circuits through over-passivation metals in a fourth preferred embodiment of the present invention. An ESD protection circuit is connected to the over-passivation metals. -
FIG. 14C is a cross-sectional representation of distribution of external power supply and external ground to internal circuits through over-passivation metals in a fourth preferred embodiment of the present invention. Both power and ground nodes of internal circuits are connected to the over-passivation metals. The power lines, traces or planes are in the second over-passivation metal layer, while the ground lines, traces or planes are in the first over-passivation metal layer under the second over-passivation metal layer. An ESD protection circuit is connected to the over-passivation metals. -
FIG. 14D is a cross-sectional representation of distribution of external power supply to internal circuits through over-passivation metals in a fourth preferred embodiment of the present invention. An ESD protection circuit is connected to the over-passivation metals. This figure is similar toFIG. 14B except that an additional polymer layer is formed between the bottom-most over-passivation metal layer and the passivation layer. -
FIG. 15A andFIG. 15B are starting materials for all embodiments of present invention. The starting materials are conventional IC chips of silicon wafers (before dicing apart) fabricated by the conventional IC process technologies. An over-passivation scheme of present invention is to be built over the conventional IC chip.FIG. 15B differs fromFIG. 15A in having an optional metal cap over a metal pad exposed by an opening in the passivation layer. -
FIG. 15C toFIG. 15L show process steps of forming an over-passivation scheme with two metal layers. Each metal layer is formed by the embossing process. -
FIG. 16A toFIG. 16L show process steps of forming an over-passivation scheme with two metal layers. The first over-passivation metal layer is formed by a double-embossing process, while the second over-passivation metal layer is formed by a single-embossing (an embossing) process. -
FIG. 17A toFIG. 17J show process steps of forming an over-passivation scheme with three metal layers. The first and second over-passivation metal layers are formed by a double-embossing process, while the third (top-most) over-passivation metal layer is formed by a single-embossing (an embossing) process. -
FIG. 18A toFIG. 18I show process steps of forming an over-passivation scheme with three metal layers. The first and third over-passivation metal layers are formed by a single-embossing (an embossing) process, while the second over-passivation metal layer is formed by a double-embossing process. -
FIG. 19A toFIG. 19I show process steps of forming an over-passivation scheme with two metal layers. The first over-passivation metal layer is formed by a double-embossing process, while the second (top-most) over-passivation metal layer is formed by a single-embossing (an embossing) process. -
FIG. 20 illustrates models for calculating capacitance per unit length for metal lines or traces in the over-passivation scheme and the fine-line scheme. -
FIGS. 21 and 22 show top views of a MOS transistor that can be a PMOS transistor or an NMOS transistor. -
FIGS. 1B , 1C, 2B, 2C, 3B, 3C, and 3D illustrate the first preferred embodiment of the present invention. -
FIGS. 1B and 1C show a simplified circuitry diagram where metal traces 81 and/or 82 over apassivation layer 5 connect a voltage regulator orvoltage converter 41 andinternal circuits passivation layer 5 is presented by a dotted line, coarse traces mean the traces formed over thepassivation layer 5, and fine traces mean the traces formed under thepassivation layer 5.FIGS. 2B and 2C show top views of semiconductor chips realizing the circuitry shown inFIGS. 1B and 1C , respectively, wherein coarse traces mean the traces formed over thepassivation layer 5, and fine traces mean the traces formed under thepassivation layer 5.FIGS. 3B and 3C show cross-sectional views of semiconductor chips realizing the circuitry shown inFIGS. 1B and 1C , respectively. -
FIGS. 2B and 2C show top views of the semiconductor chips shown inFIGS. 3B and 3C , respectively. - In this invention, an on-chip voltage regulator or
voltage converter 41 sends electrical power to severalinternal devices silicon substrate 1 within a same IC chip. Throughopenings passivation layer 5, and by way of acoarse metal conductor 81 deposited over the passivation layer, electrical power output from the voltage regulator orvoltage converter 41 is delivered to several devices orcircuit units voltage regulator 41 is within +10% and −10% of the desired voltage level, and preferred within +5% and −5% of the desired voltage level, insensitive to voltage surge or large fluctuation at the input node connected with an external power supply Vdd input from thepower metal trace 81P. Alternatively, thevoltage regulator 41 may have an output node at a voltage level of Vcc output from thevoltage regulator 41 and an input node at a voltage level of Vdd supplied from an external circuit, wherein a ratio of a difference of the voltage level of Vdd minus the voltage level of Vcc to the voltage level of Vdd is less than 10%. - Hence, circuit performance can be improved. The
voltage regulator 41 may have an output of between 1 volt and 10 volts, and preferred between 1 volt and 5 volts. - In some applications, if the chip requires a voltage level Vcc different from the voltage level Vdd of the external power supply, a voltage converter may be installed in the chip. The reference number of 41 may indicate the voltage converter. The on-
chip voltage converter 41, in addition to the voltage regulating circuit, is desirable in this case to convert the voltage level Vdd of the external power supply to the voltage level Vcc required in the chip. The converter may output a voltage level Vcc higher than the voltage Vdd at the input node. Alternatively, the converter may output a voltage level Vcc lower than the voltage Vdd at the input node. The voltage converter may have an output of between 1 volt and 10 volts, and preferred between 1 volt and 5 volts. When the voltage level of Vcc ranges from 0.6 volts to 3 volts, the voltage level of Vdd ranges from 3 volts to 5 volts. When the voltage level of Vcc ranges from 0.6 volts to 2 volts, the voltage level of Vdd ranges from 2 volts to 3 volts. For example, when the voltage level of Vcc is 2.5 volts, the voltage level of Vdd is 3.3 volts. When the voltage level of Vcc is 1.8 volts, the voltage level of Vdd is 3.3 volts. When the voltage level of Vcc is 1.8 volts, the voltage level of Vdd is 2.5 volts. When the voltage level of Vcc is 3.3 volts, the voltage level of Vdd is 5 volts. -
FIGS. 1A , 2A, and 3A show a circuitry diagram, a top view and a cross-sectional view, respectively, according to the prior art of how a voltage regulator and/or avoltage converter 41 is connected tointernal circuits 20, comprising 21, 22, 23 and 24. The voltage regulator and/or avoltage converter 41 receives an external power voltage Vdd, outputs a power voltage Vcc, and delivers the power Vcc tointernal circuits 20, comprising 21, 22, 23 and 24, using IC fine-line metal traces 6191 and 61 under apassivation layer 5, the IC fine-line metal traces 61 comprising segments of 618, 6111, 6121 a, 6121 b, 6121 c and 6141. The fine-lien metal traces 6191 and 61, located under thepassivation layer 5 and fabricated using the conventional IC process and materials. However, thick metal layers (for example, as thick as 5 μm) or thick dielectric layers (for example, as thick as 5 μm) are not easily provided using the conventional IC process and materials. Thereby, the IC fine-line metal lines or traces 6191 and 61 have high resistance and capacitance per unit length, causing IR voltage drop, noises, signal distortion, propagation time delay, and high power consumption and heat generation. -
FIG. 1B shows the circuit schematics of the present invention. In this invention, the voltage regulator and/or thevoltage converter 41 receives a voltage Vdd from an external power supply, and outputs a voltage Vcc for theinternal circuits 20, comprising 21, 22 23, and 24. The output voltage Vcc at node P is distributed to the power nodes Tp, Up, Vp and Wp of theinternal circuits passivation opening 519′ in thepassivation layer 5, then through athick metal trace 81 over thepassivation layer 5, then down through thepassivation openings passivation layer 5, and then through the fine-line metal traces 61′ to the internal circuits 20: particularly through thesegment 611 of the fine-line metal traces 61′ to theinternal circuit 611; particularly through thesegments internal circuit 22; particularly through thesegments internal circuit 23; and through thesegment 614 of the fine-line metal traces 61′ to theinternal circuit 24. - The
internal circuits 20, comprising 21, 22, 23 and 24, each comprise at least a PMOS transistor having a source connected to the fine-line metal traces 61′, for example. Each of theinternal circuits 20, comprising 21, 22, 23 and 24, may include a NMOS transistor having a ratio of a physical channel width thereof to a physical channel length ranging from 0.1 and 20, ranging from 0.1 and 10 or preferably ranging from 0.2 and 2. Alternatively, each of theinternal circuits 20, comprising 21, 22, 23 and 24, may include a PMOS transistor having a ratio of a physical channel width thereof to a physical channel length ranging from 0.2 and 40, ranging from 0.2 and 40 or preferably ranging from 0.4 and 4. - The invented chip structure in
FIG. 1B uses acoarse metal conductor 81 as a carrier of the power/ground lines, traces, or planes. In this case, the voltage drop and noise is much reduced since thecoarse metal conductor 81 has lower resistance and capacitance than the fine-line metal traces 618 shown inFIG. 1A of the prior art. - The internal circuits, or
internal circuit units 20, shown in all of the embodiments, comprise two NORgates NAND gate 23, and oneinternal circuit 21, for example. Theinternal circuits gates NAND gate 23 has three input nodes Ui, Wi or Vi one output node Uo, Wo or Vo, one Vcc node Up, Wp or Vp, and one Vss node Us, Ws or Vs. Theinternal circuit 21 has one input node Xi, one output node Xo, one Vcc node Tp and one Vss node Ts. Each of the internal circuits orinternal circuit units 20, comprising 21, 22, 23, and 24, usually has signal nodes, power nodes, and ground nodes. -
FIGS. 2B and 3B provide the top view and cross-sectional view, respectively, of the circuitry diagram shown inFIG. 1B . It is noted that, inFIG. 3B , the fine-line metal structures line metal pads 60 and viaplugs 60′ filled in thevias 30′. Theupper vias 30′ are substantially aligned with the lower ones; the upper fine-line metal pads 60 are substantially aligned with the lower ones; the upper viaplugs 60 are substantially aligned with the lower ones. Referring toFIGS. 1B , 2B and 3B, the fine-line metal traces orplane 612 comprisesmultiple portions - The thick metal traces or
plane 81 over thepassivation layer 5 is used for global power distribution and connects the fine-line metal traces or plane 619′, 611, 612 and 614. The thick metal trace orplane 81 over thepassivation layer 5, shown inFIGS. 1B and 2B , may be composed of only one patternedcircuit layer 811, as shown inFIG. 3B , or multiple patterned circuit layers, not shown. The patternedcircuit layer 811, such as a power plane, bus, trace or line, to distribute a power voltage Vcc is realized from the concept of thecoarse trace 81 shown inFIGS. 1B and 2B . When the thick metal traces orplane 81 over thepassivation layer 5, shown inFIG. 2 , is composed of multiple patterned circuit layers, a polymer layer, such as polyimide (PI), benzocyclobutene (BCB), parylene, epoxy-based material, photoepoxy SU-8, elastomer or silicone, may be between the neighboring patterned circuit layers, separating the patterned circuit layers. Apolymer layer 99, such as polyimide (PI), benzocyclobutene (BCB), parylene, epoxy-based material, photoepoxy SU-8, elastomer or silicone, may be on the topmost one of the patterned circuit layers, separated by the above mentioned polymer layers, over the passivation layer, not shown, or on the only one patternedcircuit layer 811, as shown inFIGS. 3B and 3D . Alternatively, Apolymer layer 95, such as polyimide (PI), benzocyclobutene (BCB), parylene, epoxy-based material, photoepoxy SU-8, elastomer or silicone, may be between the passivation layer and the bottommost one of the patterned circuit layers, separated by the above mentioned polymer layers, not shown, or between thepassivation layer 5 and the only one patternedcircuit layer 811, as shown inFIG. 3D . Thepolymer layer 95 may have a thickness between 2 and 30 micrometers.Multiple openings polymer layer 95 are substantially aligned with theopenings passivation layer 5, respectively. Theopenings polymer layer 95 expose the pads (including 6190 and 6190′) exposed by theopenings passivation layer 5, respectively. - Some
openings polymer layer 95 have lower portions having widths or transverse dimensions smaller than those of theopenings passivation layer 5 aligned with theopenings polymer layer 95 covers a portion of thepads openings passivation layer 5. The shape of theopenings openings openings openings openings openings openings openings openings openings openings openings polymer layer 95 having a width of between 20 and 100 microns. - Some
openings polymer layer 95 have lower portions having widths or transverse dimensions greater than those of theopenings passivation layer 5 aligned with theopenings openings polymer layer 95 further expose thepassivation layer 5 close to theopenings openings openings openings openings openings openings openings openings openings openings openings openings polymer layer 95 having a width of between 20 and 100 microns. - The above-mentioned description concerning the
openings passivation layer 5 and theopenings polymer layer 95 can be applied to the embodiments shown in 15A-15L, 16A-16L, 17A-17J, 18A-18I and 19A-19I. - One of the patterned circuit layers, such as 811 shown in
FIGS. 3B and 3D , composing the thick metal trace orplane 81 over thepassivation layer 5 may comprise an adhesion/barrier/seed layer 8111, and a bulkconduction metal layer 8112. The methods to form the patternedcircuit layer 811 and the specification thereof may follow the methods to form the patternedcircuit layer FIGS. 15A-15L , 16A-16L, 17A-17J, 18A-181 and 19A-19I. - In
FIGS. 1B , 2B and 3B, an external power supplies a voltage level Vdd at ametal pad 8110 connected to ametal pad 6190 of a topmost one of fine-linecircuit metal layers 619 under thepassivation layer 5 through anopening 519 in thepassivation layer 5, and inputs to the regulator or thevoltage converter 41. The regulator or thevoltage converter 41 outputs a power voltage to supply theinternal circuits circuit metal layers 619′, thick patterned trace orplane 811 and fine-linecircuit metal layers film insulating layers 30, such as silicon oxide. - Though
FIG. 3B shows only one patternedcircuit layer 81 for distributing a regulated or converted power voltage of Vcc, multiple patterned circuit layers with one or more polymer layers deposited therebetween can be formed over thepassivation layer 5 and used to distribute a regulated or converted power voltage of Vcc. Metal traces or planes in different patterned circuit layers are connected through the openings in the polymer layer therebetween. -
FIGS. 1A , 2A and 3A show the corresponding prior art. As figures reveal the external power supply at a voltage level Vdd inputs the regulator or thevoltage converter 41 through thepad 6190 exposed by theopening 519 in thepassivation layer 5 and through the fine-line circuit layers 619 (comprising stacked fine-line metal pads and vias). The output power at voltage level Vcc outputs from the regulator or thevoltage converter 41 is distributed to supply the voltage of Vcc to theinternal circuits fine line interconnection 61 comprisingsegments 6191′, 618, 6111, 6121 and 6141. Significant energy loss and speed reduction can be seen in the prior art. - In
FIGS. 1B , 2B, 3B and 3D, the ground voltage is denoted as Vss without detailing the circuit schematics, layout and structure for distributing the ground voltage.FIGS. 1C , 2C and 3C describe the circuit schematics, top view and cross-sectional view, respectively, showing the thick metal traces orplanes passivation layer 5 for distributing both of the power supply voltage of Vcc and the ground reference voltage of Vss. Thestructure 82 of distributing the ground reference voltage of Vss is similar to the above mentionedstructure 81 of distributing the power supply voltage of Vcc, except that a common ground voltage Vss is provided for the regulator orvoltage converter 41 and theinternal circuits plane 82. That means the external ground node Es may be connected to the ground node Rs of the regulator orvoltage converter 41 and to the internal ground node Ts, Us, Vs, Ws of theinternal circuits FIGS. 1C , 2C and 3C, the point Es connected to a ground source of an external circuitry at a voltage level Vss is connected to (1) the ground node Rs of the regulator or theconverter 41 through anopening 529 in thepassivation layer 5, and (2) the ground nodes Ts, Us, Vs and Ws of theinternal circuits passivation layer 5, the openings, 521, 522 and 524 in thepassivation layer 5, and fine-line metal structures 621, 622 (comprising 622 a, 622 b and 622 c) and 624. -
FIG. 3C shows two patterned circuit layers 812 and 821 over thepassivation layer 5, used for distributing a power voltage Vcc and a ground reference voltage Vss, respectively. The bottom one 821 of the patterned circuit layers 812 and 821, such as a ground plane, bus, trace or line, to distribute a ground reference voltage Vss is realized from the concept of thecoarse trace 82 shown inFIGS. 1C and 2C . The top one 812 of the patterned circuit layers 812 and 821, such as a power plane, bus, trace or line, to distribute a power voltage Vcc is realized from the concept of thecoarse trace 81 shown inFIGS. 1C and 2C . Apolymer layer 98, such as polyimide, benzocyclobutene (BCB), parylene, epoxy-based material, photoepoxy SU-8, elastomer or silicone, having a thickness of between 2 and 30 microns, separates the patterned circuit layers 821 and 812. Anotherpolymer layer 99, such as polyimide, benzocyclobutene (BCB), parylene, epoxy-based material, photoepoxy SU-8, elastomer or silicone, having a thickness of between 2 and 30 microns, covers the toppatterned circuit layer 812. Alternatively, another polymer layer, such as benzocyclobutene (BCB), polyimide, parylene, epoxy-based material, photoepoxy SU-8, elastomer or silicone, having a thickness of between 2 and 30 microns, may be provided between the bottom-most patternedcircuit layer 821 and thepassivation layer 5, described as thepolymer layer 95 shown inFIG. 3D . InFIGS. 1C , 2C and 3C, the ground plane, trace orline 82 over thepassivation layer 5, used to distribute a ground reference voltage of Vss, is connected to the ground nodes Ts, Us, Vs and Ws of theinternal circuits voltage converter 41 through theopenings passivation layer 5 and the fine-line metal structures line internal circuits voltage converter 41 through the openings (not shown) in thepolymer layer 98 and in thepassivation layer 5 and through the fine-line metal structures FIG. 3B . - In
FIG. 3B , there is only one patternedcircuit layer 811, including a portion serving as the above-mentioned thick andwide metal trace 81P, power bus or plane delivering a power voltage input from an external circuit, over thepassivation layer 5, and another portion serving as the above-mentioned thick andwide metal trace 81, power bus or plane delivering a power voltage output from the voltage regulator orvoltage converter 41, over thepassivation layer 5. The patternedcircuit layer 811 may contain an adhesion/barrier layer, a seed layer on the adhesion/barrier layer, and an electroplatedmetal layer 8112 on the seed layer, the adhesion/barrier layer and the seed layer composing the bottom layer 8111. - Referring to
FIG. 3B , regards to the process for forming the patternedcircuit layer 811, the adhesion/barrier layer may be formed by sputtering a titanium-containing layer, such as titanium layer or a titanium-tungsten-alloy layer, having a thickness between 1000 and 6000 angstroms, sputtering a chromium-containing layer, such as chromium layer, having a thickness between 1000 and 6000 angstroms, or sputtering a tantalum-containing layer, such as tantalum layer or tantalum-nitride layer, having a thickness between 1000 and 6000 angstroms, on a silicon-nitride layer of thepassivation layer 5 and oncontact pads 6490, principally made of aluminum or copper, exposed bymultiple openings passivation layer 5. Thereafter, the seed layer may be formed by sputtering a copper layer having a thickness between 200 and 3000 angstroms on the adhesion/barrier layer of any above-mentioned material or by sputtering a gold layer having a thickness between 200 and 3000 angstroms on the adhesion/barrier layer of any above-mentioned material. Thereafter, a photoresist layer may be formed on the seed layer, multiple openings in the photoresist layer exposing the seed layer. Thereafter, themetal layer 8112 may be formed by electroplating a copper layer having a thickness between 2 and 30 micrometers on the copper layer serving as the seed layer, exposed by the openings in the photoresist layer, by electroplating a copper layer having a thickness between 2 and 30 micrometers on the copper layer serving as the seed layer, exposed by the openings in the photoresist layer and then electroplating a nickel layer having a thickness between 0.5 and 10 micrometers on the electroplated copper layer in the openings in the photoresist layer, by electroplating a copper layer having a thickness between 2 and 30 micrometers on the copper layer serving as the seed layer, exposed by the openings in the photoresist layer, electroplating a nickel layer having a thickness between 0.5 and 10 micrometers on the electroplated copper layer in the openings in the photoresist layer and then electroplating a gold layer, platinum layer, palladium layer or ruthenium layer having a thickness between 0.05 and 2 micrometers on the electroplated nickel layer in the openings in the photoresist layer, or by electroplating a gold layer having a thickness between 2 and 30 micrometers on the gold layer serving as the seed layer, exposed by the openings in the photoresist layer. Thereafter, the photoresist layer may be removed. Thereafter, the seed layer not under themetal layer 8112 is removed using a wet-etching process or using a dry-etching process. Thereafter, the adhesion/barrier layer not under themetal layer 8112 is removed using a wet-etching process or using a dry-etching process. - After the patterned
circuit layer 811 is formed, apolymer layer 99 can be formed by spin-on coating a negative photosensitive polyimide layer, such as ester type, on the patternedcircuit layer 811 and on the nitride layer of thepassivation layer 5, exposing the spin-on coated photosensitive polyimide layer, developing the exposed polyimide layer and then curing the developed polyimide layer at the temperature between 265 and 285° C. for a time between 30 and 240 minutes in a nitrogen or oxygen-free ambient. Thereby, anopening 9949 may be formed in thepolymer layer 99, exposing acontact pad 8110 of the patternedcircuit layer 811. - Referring to
FIG. 3B , for forming a metal bump over thecontact pad 8110, an adhesion/barrier layer may be formed by sputtering a titanium-containing layer, such as titanium layer or a titanium-tungsten-alloy layer, having a thickness between 1000 and 6000 angstroms, sputtering a chromium-containing layer, such as chromium layer, having a thickness between 1000 and 6000 angstroms, or sputtering a tantalum-containing layer, such as tantalum layer or tantalum-nitride layer, having a thickness between 1000 and 6000 angstroms, on thepolymer layer 99 and on thecontact pad 8110 exposed by theopening 9919. Thereafter, the seed layer may be formed by sputtering a copper layer having a thickness between 200 and 3000 angstroms on the adhesion/barrier layer of any above-mentioned material. Thereafter, a photoresist layer may be formed on the seed layer, multiple openings in the photoresist layer exposing the seed layer. Thereafter, the metal bump may be formed by electroplating a copper layer having a thickness between 0.5 and 10 micrometers on the copper layer serving as the seed layer, exposed by the openings in the photoresist layer, electroplating a nickel layer having a thickness between 0.5 and 10 micrometers on the electroplated copper layer in the openings in the photoresist layer, and then electroplating a tin-containing layer, such as a tin-lead alloy, a tin-silver alloy or a tin-silver-copper alloy, having a thickness between 60 and 200 micrometers on the electroplated nickel layer in the openings in the photoresist layer. Thereafter, the photoresist layer may be removed. Thereafter, the seed layer not under the metal bump is removed using a wet-etching process or using a dry-etching process. Thereafter, the adhesion/barrier layer not under the metal bump is removed using a wet-etching process or using a dry-etching process. Thereafter, the metal bump can be reflowed to be shaped like a ball for a flip-chip assembly. The metal bump can be connected to a printed circuit board, ceramic substrate or another semiconductor chip. - Referring to
FIG. 3B , for forming another kind of metal bump over thecontact pad 8110, an adhesion/barrier layer may be formed by sputtering a titanium-containing layer, such as titanium layer or a titanium-tungsten-alloy layer, having a thickness between 1000 and 6000 angstroms, or sputtering a tantalum-containing layer, such as tantalum layer or tantalum-nitride layer, having a thickness between 1000 and 6000 angstroms, on thepolymer layer 99 and on thecontact pad 8110 exposed by theopening 9919. Thereafter, the seed layer may be formed by sputtering a gold layer having a thickness between 200 and 3000 angstroms on the adhesion/barrier layer of any above-mentioned material. Thereafter, a photoresist layer may be formed on the seed layer, multiple openings in the photoresist layer exposing the seed layer. Thereafter, the metal bump may be formed by electroplating a gold layer having a thickness between 6 and 25 micrometers on the gold layer serving as the seed layer, exposed by the openings in the photoresist layer. Thereafter, the photoresist layer may be removed. Thereafter, the seed layer not under the metal bump is removed using a wet-etching process or using a dry-etching process. Thereafter, the adhesion/barrier layer not under the metal bump is removed using a wet-etching process or using a dry-etching process. The metal bump can be connected to a flexible substrate by a tape-automated bonding (TAB) process, or a glass substrate via anisotropic conductive film or paste (ACF or ACP). - Alternatively, referring to
FIG. 3B , a nickel layer having a thickness between 0.05 and 2 micrometers can be electroless plated on thecontact pad 8110 exposed by theopening 9919, and a gold layer, platinum layer, palladium layer or ruthenium layer having a thickness between 0.05 and 2 micrometers can be electroless plated on the electroless plated nickel layer in theopening 9919 in thepolymer layer 99. Thereafter, a gold wire can be bonded onto the electroless plated gold layer in theopening 9919 in thepolymer layer 99 using a wirebonding process. - Alternatively, referring to
FIG. 3B , a gold wire can be bonded onto a gold layer, platinum layer, palladium layer or ruthenium layer of the patternedcircuit layer 811, exposed by theopenings 9919 in thepolymer layer 99 using a wirebonding process. - Referring to
FIG. 3D , before the patternedcircuit layer 811 is formed, apolymer layer 95 can be optionally formed by spin-on coating a negative photosensitive polyimide layer, such as ester type, on the nitride layer of thepassivation layer 5 and on thecontact pads 6490, exposing the spin-on coated photosensitive polyimide layer, developing the exposed polyimide layer and then curing the developed polyimide layer at the temperature between 265 and 285° C. for a time between 30 and 240 minutes in a nitrogen or oxygen-free ambient. Thereby,multiple openings polymer layer 95, exposingmultiple contact pads 6190 exposed by theopenings passivation layer 5. After thepolymer layer 95 is formed, the patternedcircuit layer 811 can be formed on thepolymer layer 95 and on thecontact pads 6190 exposed by theopenings polymer layer 95 and on thecontact pads 6190 exposed by theopenings polymer layer 95. - One of the patterned circuit layers 812 and 821 shown in
FIG. 3C , composing the thick metal traces orplanes passivation layer 5 may comprise an adhesion/barrier/seed layer 8111, and a bulkconduction metal layer 8112. The methods to form the patterned circuit layers 812 and 821 and the specification thereof may be based on the methods to form the patternedcircuit layer FIGS. 15A-15L , 16A-16L, 17A-17J, 18A-181 and 19A-19I. - In
FIG. 3C , the thick and wide metal trace, bus orplane 82, used to deliver a ground voltage, may have a lower patterned circuit layer under an upper patterned circuit layer of the thick and wide metal trace, bus orplane 81, used to deliver a power voltage Vcc output from the voltage regulator orvoltage converter 41. Alternatively, the thick and wide metal trace, bus orplane 82, used to deliver a ground voltage, may have an upper patterned circuit layer over a lower patterned circuit layer of the thick and wide metal trace, bus orplane 81, used to deliver a power voltage Vcc output from the voltage regulator orvoltage converter 41. A polymer layer having a thickness between 2 and 30 micrometers may be between the upper and lower patterned circuit layers. Each f the lower and upper patterned circuit layers may have an electroplated copper layer having a thickness between 2 and 30 micrometers. - Referring to
FIG. 3C , there may be multiple patterned circuit layers 821 and 812, including the above-mentioned ground bus orplane 82 and the above-mentioned power bus orplane 81, used to deliver a power voltage output from the voltage regulator orvoltage converter 41, over the ground bus orplane 82, over thepassivation layer 5. The process for forming the patternedcircuit layer 821 on thepassivation layer 5 and on thecontact pads 6290 exposed by theopenings circuit layer 811 shown inFIG. 3B on thepassivation layer 5 and on thecontact pads 6190 exposed by theopenings circuit layer 821 may contain an adhesion/barrier layer, a seed layer on the adhesion/barrier layer, and an electroplated metal layer 8212 on the seed layer, the adhesion/barrier layer and the seed layer composing the bottom layer 8211. The patternedcircuit layer 812 may contain an adhesion/barrier layer, a seed layer on the adhesion/barrier layer, and an electroplatedmetal layer 8122 on the seed layer, the adhesion/barrier layer and the seed layer composing thebottom layer 8121. - Referring to
FIG. 3C , after the patternedcircuit layer 821 is formed, apolymer layer 98 can be formed by spin-on coating a negative photosensitive polyimide layer, such as ester type, on the patternedcircuit layer 821 and on the nitride layer of thepassivation layer 5, exposing the spin-on coated photosensitive polyimide layer, developing the exposed polyimide layer and then curing the developed polyimide layer at the temperature between 265 and 285° C. for a time between 30 and 240 minutes in a nitrogen or oxygen-free ambient. Thereby, anopening 9829 may be formed in thepolymer layer 98, exposing a contact pad of the patternedcircuit layer 821. - Referring to
FIG. 3C , regards to the process for forming the patternedcircuit layer 812, the adhesion/barrier layer may be formed by sputtering a titanium-containing layer, such as titanium layer or a titanium-tungsten-alloy layer, having a thickness between 1000 and 6000 angstroms, sputtering a chromium-containing layer, such as chromium layer, having a thickness between 1000 and 6000 angstroms, or sputtering a tantalum-containing layer, such as tantalum layer or tantalum-nitride layer, having a thickness between 1000 and 6000 angstroms, on thepolymer layer 98 and on the contact pad of the patternedcircuit layer 821 exposed by theopening 9829 in thepolymer layer 98. Thereafter, the seed layer may be formed by sputtering a copper layer having a thickness between 200 and 3000 angstroms on the adhesion/barrier layer of any above-mentioned material or by sputtering a gold layer having a thickness between 200 and 3000 angstroms on the adhesion/barrier layer of any above-mentioned material. Thereafter, a photoresist layer may be formed on the seed layer, multiple openings in the photoresist layer exposing the seed layer. Thereafter, themetal layer 8122 may be formed by electroplating a copper layer having a thickness between 2 and 30 micrometers on the copper layer serving as the seed layer, exposed by the openings in the photoresist layer, by electroplating a copper layer having a thickness between 2 and 30 micrometers on the copper layer serving as the seed layer, exposed by the openings in the photoresist layer and then electroplating a nickel layer having a thickness between 0.5 and 10 micrometers on the electroplated copper layer in the openings in the photoresist layer, by electroplating a copper layer having a thickness between 2 and 30 micrometers on the copper layer serving as the seed layer, exposed by the openings in the photoresist layer, electroplating a nickel layer having a thickness between 0.5 and 10 micrometers on the electroplated copper layer in the openings in the photoresist layer and then electroplating a gold layer, platinum layer, palladium layer or ruthenium layer having a thickness between 0.05 and 2 micrometers on the electroplated nickel layer in the openings in the photoresist layer, or by electroplating a gold layer having a thickness between 2 and 30 micrometers on the gold layer serving as the seed layer, exposed by the openings in the photoresist layer. Thereafter, the photoresist layer may be removed. Thereafter, the seed layer not under themetal layer 8122 is removed using a wet-etching process or using a dry-etching process. Thereafter, the adhesion/barrier layer not under themetal layer 8122 is removed using a wet-etching process or using a dry-etching process. - After the patterned
circuit layer 812 is formed, apolymer layer 99 can be formed by spin-on coating a negative photosensitive polyimide layer, such as ester type, on the patternedcircuit layer 812 and on thepolymer layer 98, exposing the spin-on coated photosensitive polyimide layer, developing the exposed polyimide layer and then curing the developed polyimide layer at the temperature between 265 and 285° C. for a time between 30 and 240 minutes in a nitrogen or oxygen-free ambient. Thereby, anopening 9929 may be formed in thepolymer layer 99, exposing acontact pad 8120 of the patternedcircuit layer 812. - Referring to
FIG. 3C , for forming a metal bump over thecontact pad 8120, an adhesion/barrier layer may be formed by sputtering a titanium-containing layer, such as titanium layer or a titanium-tungsten-alloy layer, having a thickness between 1000 and 6000 angstroms, sputtering a chromium-containing layer, such as chromium layer, having a thickness between 1000 and 6000 angstroms, or sputtering a tantalum-containing layer, such as tantalum layer or tantalum-nitride layer, having a thickness between 1000 and 6000 angstroms, on thepolymer layer 99 and on thecontact pad 8120 exposed by theopening 9929. Thereafter, the seed layer may be formed by sputtering a copper layer having a thickness between 200 and 3000 angstroms on the adhesion/barrier layer of any above-mentioned material. Thereafter, a photoresist layer may be formed on the seed layer, multiple openings in the photoresist layer exposing the seed layer. Thereafter, the metal bump may be formed by electroplating a copper layer having a thickness between 0.5 and 10 micrometers on the copper layer serving as the seed layer, exposed by the openings in the photoresist layer, electroplating a nickel layer having a thickness between 0.5 and 10 micrometers on the electroplated copper layer in the openings in the photoresist layer, and then electroplating a tin-containing layer, such as a tin-lead alloy, a tin-silver alloy or a tin-silver-copper alloy, having a thickness between 60 and 200 micrometers on the electroplated nickel layer in the openings in the photoresist layer. Thereafter, the photoresist layer may be removed. Thereafter, the seed layer not under the metal bump is removed using a wet-etching process or using a dry-etching process. Thereafter, the adhesion/barrier layer not under the metal bump is removed using a wet-etching process or using a dry-etching process. Thereafter, the metal bump can be reflowed to be shaped like a ball. The metal bump can be connected to a printed circuit board, ceramic substrate or another semiconductor chip. - Referring to
FIG. 3C , for forming another kind of metal bump over thecontact pad 8120, an adhesion/barrier layer may be formed by sputtering a titanium-containing layer, such as titanium layer or a titanium-tungsten-alloy layer, having a thickness between 1000 and 6000 angstroms, or sputtering a tantalum-containing layer, such as tantalum layer or tantalum-nitride layer, having a thickness between 1000 and 6000 angstroms, on thepolymer layer 99 and on thecontact pad 8120 exposed by theopening 9929. Thereafter, the seed layer may be formed by sputtering a gold layer having a thickness between 200 and 3000 angstroms on the adhesion/barrier layer of any above-mentioned material. Thereafter, a photoresist layer may be formed on the seed layer, multiple openings in the photoresist layer exposing the seed layer. Thereafter, the metal bump may be formed by electroplating a gold layer having a thickness between 6 and 25 micrometers on the gold layer serving as the seed layer, exposed by the openings in the photoresist layer. Thereafter, the photoresist layer may be removed. Thereafter, the seed layer not under the metal bump is removed using a wet-etching process or using a dry-etching process. Thereafter, the adhesion/barrier layer not under the metal bump is removed using a wet-etching process or using a dry-etching process. The metal bump can be connected to a flexible substrate by a tape-automated bonding (TAB) process, or a glass substrate via anisotropic conductive film or paste (ACF or ACP). - Alternatively, referring to
FIG. 3C , a nickel layer having a thickness between 0.05 and 2 micrometers can be electroless plated on thecontact pad 8120 exposed by theopening 9929 inlayer polymer layer 99, and a gold layer, platinum layer, palladium layer or ruthenium layer having a thickness between 0.05 and 2 micrometers can be electroless plated on the electroless plated nickel layer in theopening 9929 in thepolymer layer 99. Thereafter, a gold wire can be bonded onto the electroless plated gold layer in theopening 9929 in thepolymer layer 99 using a wirebonding process. - Alternatively, referring to
FIG. 3C , a gold wire can be bonded onto a gold layer, platinum layer, palladium layer or ruthenium layer of the patternedcircuit layer 812, exposed by theopenings 9929 in thepolymer layer 99 using a wirebonding process. - Alternatively, before the patterned
circuit layer 821 is formed, a polymer layer can be optionally formed by spin-on coating a negative photosensitive polyimide layer, such as ester type, on the nitride layer of thepassivation layer 5 and on thecontact pads 6290, exposing the spin-on coated photosensitive polyimide layer, developing the exposed polyimide layer and then curing the developed polyimide layer at the temperature between 265 and 285° C. for a time between 30 and 240 minutes in a nitrogen or oxygen-free ambient. Thereby, multiple openings may be formed in the polymer layer, exposingmultiple contact pads 6290 exposed by theopenings passivation layer 5. After the polymer layer is formed, the patternedcircuit layer 821 can be formed on the polymer layer and on thecontact pads 6290 exposed by theopenings contact pads 6290 exposed by the openings in the polymer layer. - In some applications, some metal lines, traces or planes used to transmit a digital signal or analog signal can be provided on the
polymer layer 98 and at the same level as the power traces, buses or planes 812. Alternatively, some metal lines, traces or planes used to transmit a digital signal or analog signal can be provided on thepassivation layer 5 and at the same level as the ground traces, buses or planes 82. There are more other structures formed over thepassivation layer 5, described as below: (1) in the first application for high performance circuits or high precision analog circuits, another patterned circuit layer, such as signal planes, buses, traces or lines, used to transmit a digital signal or an analog signal (not shown) may be added between the power lines, buses orplanes 812 and the ground lines, buses or planes 821. Polymer layers, such as polyimide, benzocyclobutene (BCB), parylene, epoxy-based material, photoepoxy SU-8, elastomer or silicone, (not shown) over and under the signal planes, buses, traces or lines are provided to separate the signal planes, buses, traces or lines from the power traces, buses orplanes 812 and to separate the signal planes, buses, traces or lines from the ground traces, buses orplanes 821, respectively; (2) in the second application of the high current or the high precision circuit, another patterned circuit layer, such as ground planes, buses, traces or lines, (not shown) used to distribute a ground reference voltage may be added over the power traces, buses or planes 812. The power traces, buses orplanes 812 are sandwiched by the ground traces, buses orplanes 821 under the power traces, buses orplanes 812 and the newly-added ground traces, buses or planes over the power traces, buses orplanes 812, therefore, forming a Vss/Vcc/Vss structure (the stack is from the bottom to the top) over thepassivation layer 5. A polymer layer, such as polyimide, benzocyclobutene (BCB), parylene, epoxy-based material, photoepoxy SU-8, elastomer or silicone, having a thickness of between 2 and 30 microns, is provided between the newly-added ground planes, buses, traces or lines and the power traces, buses or planes 812. A cap polymer layer, such as polyimide, benzocyclobutene (BCB), parylene, epoxy-based material, photoepoxy SU-8, elastomer or silicone, having a thickness of between 2 and 30 microns, covers the newly-added ground planes, buses, traces or lines; (3) in the third application of the high current or the high precision circuit, if required, based on the second application of the Vss/Vcc/Vss structure, another patterned circuit layer, such as power planes, buses, traces or lines, (not shown) used to distribute a power voltage can be further formed over the top ground planes, buses, traces or lines (not shown) over the power traces, buses orplanes 812, creating a Vss/Vcc/Vss,/Vcc structure, (the stack is from the bottom to the top) over thepassivation layer 5. A polymer layer, such as polyimide, benzocyclobutene (BCB), parylene, epoxy-based material, photoepoxy SU-8, elastomer or silicone, having a thickness of between 2 and 30 microns, is provided between the newly-added power planes, buses, traces or lines and the top ground traces, buses or planes 81. A cap polymer layer, such as polyimide, benzocyclobutene (BCB), parylene, epoxy-based material, photoepoxy SU-8, elastomer or silicone, having a thickness of between 2 and 30 microns, covers the newly-added power planes, buses, traces or lines. The above-mentioned structures provide a robust power supply for high current circuits, high precision analog circuits, high speed circuits, low power circuits, power management circuits, and high performance circuits. -
FIG. 4 shows a circuit design for the regulator orvoltage converter 41 inFIGS. 1B , 1C, 2B, 2C, 3B, 3C and 3D. This circuit design is for a voltage regulator orconverter 41 usually used in the modern DRAM design as described in “Semiconductor Memories: A handbook of Design, Manufacture and Application” Second Edition, By B. Prince, published by John Wiley & Sons, 1991. The voltage regulator orconverter 41 shown inFIG. 4 provides both voltage regulating function and voltage converting function. The external voltage Vdd can be converted to an output voltage Vcc varying at a desired voltage level Vcc0, and the ratio of the difference of between Vcc and Vcc0 to Vcc0 is less than 10%, and preferably less than 5%. As discussed in the section of “description of related arts”, more modern IC chips require on-chip voltage converters to convert the external (system, board, module, or card level) power supply voltage to a voltage level required by the chip. Moreover, some chips, such as a DRAM chip, even require dual or even triple voltage levels on the same chip: for example, 3.3 V for peripheral control circuits, while 1.5 V for the memory cells in the cell array area. - The voltage regulator or
converter 41 inFIG. 4 comprises two circuit blocks: avoltage reference generator 410 and acurrent mirror circuit 410′. Thevoltage reference generator 410 generates a reference voltage VR at the node R, insensitive to the voltage fluctuation of the external power supply voltage Vdd atnode 4199. Vdd is also the input supply voltage of thereference voltage generator 410. Thevoltage reference generator 410 comprises two paths of voltage divider. One path comprises three p-channel MOS transistors, 4101, 4103 and 4105 connected in series, and the other path comprises two p-channel MOS transistors 4102 and 4104 connected in series. With the drain of theMOS transistor 4103 coupled to the gate of theMOS transistor 4104, the output reference voltage VR is regulated. When Vdd is fluctuated with a rise, the voltage level at node G will rise, resulting in a weaker turn-on of theMOS transistor 4104. When theMOS transistor 4104 is turned-on weaker, VR drops or rises with a smaller extent. Similarly, VR rises or drops with a smaller extent, when Vdd is fluctuated with a drop. This explains the voltage regulation behavior of thevoltage reference generator 410. The output of thevoltage reference generator 410 is used as a reference voltage of thecurrent mirror circuit 410′. Thecurrent mirror circuit 410′ provides a power supply with voltage at a desired constant level and with large current capability for an IC chip. Thecurrent mirror circuit 410′ also eliminates possible huge power consumption or waste by avoiding a direct high current path from Vdd to Vss in the paths of voltage dividers. With the drain of the p-channel MOS transistor 4109 coupled to the gate of the output p-channel MOS transistor 4106, and with the output voltage node P coupled to the gate of the reference-voltage-mirror p-channel MOS transistor 4110, the output voltage Vcc is regulated, and thereby the output voltage level Vcc can be designed at a desired level. Theconductance transistor 4112 is a small p-channel MOS transistor with a gate connected to Vss, hence thetransistor 4112 is always turned on. The conductance transistor 4111 is a large p-channel MOS, and its gate is controlled by a signal (D. The transistor 4111 is turned on when the internal circuits or internal circuit units are in an active cycle, resulting in a fast response of the current path provided by the p-channel MOS transistor 4109 and n-channel MOS transistor 4107, and of the current path provided by the p-channel MOS transistor 4110 and n-channel MOS transistor 4108. The turn-on of the transistor 4111 minimizes the output supply Vcc bounce caused by a large transient current demanded by the internal circuits, such as 21, 22, 23 and 24, shown inFIGS. 1B , 1C, 2B, 2C, 3B, 3C and 3D. When the internal circuits or internal circuit units are in idle cycle, the transistor 4111 is turned off to save power consumption. - The coarse traces over the
passivation layer 5 described in the first embodiment can be alternatively used as an interconnection of IC internal circuits to transmit a signal from an internal circuit to another one or other ones. In this application, the coarse metal conductor over a passivation layer is used to transmit a signal or data from an output node Xo of aninternal circuit 21 to input nodes Ui, Vi and Wi of otherinternal circuits FIG. 5B . When designed as a bundle of metal lines or metal traces that connects a set of similar nodes for inputting or outputting data signals, bit signals or address signals, for example, between two internal functional circuits separated in a longer distance (for example, in the distance of 1 mm or more 500 microns), such as the 8-, 16-, 32-, 64-, 128-, 256-, 512-, or 1024-bits of data (or address) connection between a processor unit and a memory unit on the same chip, the lines or traces are often referred to as buses, such as word buses or bit buses used in a memory. For these applications, the invention provides a thick metal trace, bus orplane 83 over apassivation layer 5, far away from underlying MOS devices, to connect multipleinternal circuits FIG. 5B , and thereby allows the electrical signal to pass over MOS devices without perturbing the underlying MOS devices and without significant degradation of signal integrity. It is noted that the thick metal trace, bus orplane 83 over thepassivation layer 5 connects the nodes of theinternal circuits plane 83 over thepassivation layer 5 may induce only very low parasitic capacitance, the signal passing through the thick metal trace, bus orplane 83 will not be dramatically degraded. It makes this invention very suitable for high-speed, low power, high current or low voltage applications. In most cases of this invention, no additional amplifier, driver/receiver or repeater is required to help sustain the integrity of the signal passing through the thick metal trace, bus orplane 83. In some cases of this invention, an internal driver, internal receiver, internal tri-state buffer, or repeater, comprising MOS transistors with a smaller size as compared to those of the off-chip circuits connected with an external circuit, is required to transmit a signal passing through a long path, such as the thick metal trace, bus orplane 83 having a length of greater than 500 microns or greater than 1000 microns. -
FIGS. 5B , 6B, and 7B show the second preferred embodiment of the invention.FIG. 5B shows a simplified circuitry diagram where a patterned metal trace, bus orplane 83 over apassivation layer 5 connects multipleinternal circuits internal circuit 21 to input nodes Ui, Vi and Wi of theinternal circuits FIG. 6B shows a top view of the semiconductor chip realizing the circuitry shown inFIG. 5B , whereincoarse traces 83 shown inFIG. 6B indicate the traces formed over thepassivation layer 5, andfine traces FIG. 6B indicate the traces formed under thepassivation layer 5.FIG. 7B shows a cross-sectional view of the semiconductor chips realizing the circuitry shown inFIGS. 5B .FIG. 6B shows a top view of the semiconductor chip shown inFIG. 7B , wherein the patternedcircuit layer 831, such as a signal plane, bus, trace or line, to transmit a signal from theinternal circuit 21 to theinternal circuits coarse trace 83 shown inFIGS. 5B and 6B . As shown inFIGS. 5B , 6B and 7B, theinternal circuit 21 includes an input node Xi to receive a signal and an output node Xo to output an electrical signal to theinternal circuits internal circuit 21 can be a logic gate, such as inverter, NOR gate, NAND gate, OR gate, AND gate, or an internal buffer (an inverter, an internal driver, or an internal tri-state buffer, shown inFIGS. 5C , 5D, and 5E, respectively). Through thecoarse metal scheme 83 over thepassivation layer 5, the input nodes Ui, Vi and Wi of theinternal logic circuits gates internal circuit 21. The voltage level at input nodest Ui, Vi and Wi are between Vdd and Vss with very minimal degradation and noise in that the interconnecting metal trace orbus 83 over thepassivation layer 5 has low resistance and create low capacitance. It is noted that in this design the thick metal trace orbus 83 is not connected to off-chip circuits connected to an external circuit, such as ESD circuit, off-chip driver, off-chip receiver, or off-chip tri-state buffer circuit, resulting in speed improvement and power consumption reduction. - Referring to
FIGS. 5A , 6A and 7A showing the prior art to illustrate how theinternal circuits passivation layer 5 to pass data output from theinternal circuit 21 to theinternal circuits passivation layer 5. The design of prior art results in signal degradation, performance reduction, high power consumption, and high heat generation because it is difficult to form a thick metal trace under thepassivation layer 5. -
FIGS. 5B and 6B reveal that thecoarse metal scheme 83 is built over thepassivation layer 5 of the IC chip, and is connected to theinternal circuits FIGS. 5A , 6A and 7A show that, in a prior art, theinternal circuit 21 is connected to a NORgate 22 throughsegments passivation layer 5, to aNAND gate 23 throughsegments passivation layer 5, and to another NORgate 24 throughsegments passivation layer 5. In the present invention, thesecond segment 638 of the fine-line metal structure is replaced by acoarse metal conductor 83 over thepassivation layer 5, as shown inFIGS. 5B and 6B . A signal output from an output node (usually the drain of a MOS transistor in the internal circuit 21) of theinternal circuit 21 may pass through asegment 631 of the fine-line metal structure under thepassivation layer 5, then through anopening 531 in thepassivation layer 5, then through theinterconnection scheme 83 over thepassivation layer 5, then through anopening 534 in thepassivation layer 5, then through asegment 634 of the fine-line metal structure under thepassivation layer 5, and then to an input node (usually the gate of an MOS transistor in the NOR gate 24) of the NORgate 24. A signal output from an output node (usually the drain of an MOS transistor in the internal circuit 21) of theinternal circuit 21 may pass through asegment 631 of the fine-line metal structure under thepassivation layer 5, then through theopening 531 in thepassivation layer 5, then through theinterconnection scheme 83 over thepassivation layer 5, then through anopening 532 in thepassivation layer 5, then through asegment 632 a and asegment passivation layer 5, and then to the input nodes (usually the gates of MOS transistors in the NORgate 22 and theNAND gate 23, respectively) of a NORgate 22 and aNAND gate 23. - Alternatively, when the
internal circuit 21 is a NOR gate, theinternal circuits internal circuit 21 is an OR gate, theinternal circuits internal circuit 21 is a NAND gate, theinternal circuits internal circuit 21 is a AND gate, theinternal circuits internal circuit 21 having a drain as the output node Xo of theinternal circuit 21 has a ratio of a physical channel width thereof to a physical channel length thereof ranging from 0.1 to 20, ranging from 0.1 to 10, or preferably ranging from 0.2 to 2, a NMOS transistor in theinternal circuit internal circuit internal circuit 21 having a drain as the output node Xo of theinternal circuit 21 has a ratio of a physical channel width thereof to a physical channel length thereof ranging from 0.1 to 20, ranging from 0.1 to 10, or preferably ranging from 0.2 to 2, a PMOS transistor in theinternal circuit internal circuit internal circuit 21 having a drain as the output node Xo of theinternal circuit 21 has a ratio of a physical channel width thereof to a physical channel length thereof ranging from 0.2 to 40, ranging from 0.2 to 20, or preferably ranging from 0.4 to 4, a NMOS transistor in theinternal circuit internal circuit internal circuit 21 having a drain as the output node Xo of theinternal circuit 21 has a ratio of a physical channel width thereof to a physical channel length thereof ranging from 0.2 to 40, ranging from 0.2 to 20, or preferably ranging from 0.4 to 4, a PMOS transistor in theinternal circuit internal circuit internal circuit 21 may pass through the thick metal plane, bus, trace orline 83 to theinternal circuits line 83, ranging from 50 microamperes to 2 milliamperes, and preferably ranging from 100 microamperes to 1 milliampere. The fineline metal structures stacked plugs 60′,upper plugs 60′ being aligned with bottom plugs 60′. When the circuit layers 60 are formed with electroplated copper, the stacked plugs 60′ may be formed with electroplated copper. When the circuit layers 60 are formed with sputtered aluminum, the stacked plugs 60′ may be formed with chemical vapor deposited tungsten. There are multiple insulatinglayers 30 under thepassivation layer 5, and each one is positioned between the neighboring two of the circuit layers 60. The insulating layers 30 made of one or more inorganic materials may include a layer of silicon oxide with a thickness of between 0.01 and 2 micrometers, may include a layer of fluorine doped silicate glass (FSG) with a thickness of between 0.01 and 2 micrometers, or may include a layer with a lower dielectric constant, such as between 1.5 and 3.5, having a thickness of between 0.01 and 2 micrometers, such as black diamond film or a material containing hydrogen, carbon, oxygen and silicon. - The thick metal trace or
plane 83 over thepassivation layer 5, shown inFIGS. 5B and 6B , may be composed of only one patternedcircuit layer 831, as shown inFIG. 7B , or multiple patterned circuit layers 831 and 832, as shown inFIG. 7C . InFIG. 7B , the patternedcircuit layer 831, such as a signal plane, bus, trace or line, to transmit a signal is realized from the concept of thecoarse trace 83 shown inFIGS. 5B and 6B . InFIG. 7C , the patterned circuit layers 831 and 832, such as signal planes, buses, traces or lines, to transmit a signal is realized from the concept of thecoarse trace 83 shown inFIGS. 5B and 6B . When the thick metal traces orplane 83 over thepassivation layer 5, shown inFIGS. 5B and 6B , is composed of multiple patterned circuit layers 831 and 832, as shown inFIG. 7C , apolymer layer 98, such as polyimide (PI), benzocyclobutene (BCB), parylene, photoepoxy SU-8, epoxy-based material, elastomer or silicone, may be between the neighboring patterned circuit layers 831 and 832, separating the patterned circuit layers 831 and 832. Thepolymer layer 98 may have a thickness between 2 and 30 micrometers. Apolymer layer 99, such as polyimide (PI), benzocyclobutene (BCB), parylene, epoxy-based material, photoepoxy SU-8, elastomer or silicone, may be on the topmost one 832 of the patterned circuit layers 831 and 832, separated by the above mentioned polymer layers 98, over thepassivation layer 5, as shown inFIG. 7C , or on the only one patternedcircuit layer 831, as shown inFIGS. 7B and 7D . Thepolymer layer 99 may have a thickness between 2 and 30 micrometers. It is noted that no opening in thepolymer layer 99 expose the patternedcircuit layer circuit layer FIGS. 7B , 7C and 7D. Alternatively, apolymer layer 95, such as polyimide (PI), benzocyclobutene (BCB), parylene, epoxy-based material, photoepoxy SU-8, elastomer or silicone, may be between thepassivation layer 5 and the bottommost one 831 of the patterned circuit layers 831 and 832, separated by the above mentioned polymer layers 98, for the structure shown inFIG. 7C , or between thepassivation layer 5 and the only one patternedcircuit layer 831, as shown inFIG. 7D . Thepolymer layer 95 may have a thickness between 2 and 30 micrometers.Multiple openings polymer layer 95 are substantially aligned with theopenings passivation layer 5, respectively. Theopenings polymer layer 95 expose the pads exposed by theopenings passivation layer 5, respectively. - The
openings polymer layer 95 have lower portions having widths or transverse dimensions greater than those of theopenings passivation layer 5 aligned with theopenings openings polymer layer 95 further expose thepassivation layer 5 close to theopenings openings openings openings openings openings openings openings openings openings openings openings openings polymer layer 95 having a width of between 20 and 100 microns. - Each of the patterned circuit layers 831 and 832 composing the thick metal trace or
plane 83 over thepassivation layer 5, shown inFIGS. 7B , 7C and 7D, may comprise an adhesion/barrier/seed layer conduction metal layer 8112, 8312 a, 8312 b or 8322. The methods to form the patternedcircuit layer circuit layer FIGS. 15A-15L , 16A-16L, 17A-17J, 18A-181 and 19A-191. - In
FIGS. 7B and 7D , there is only one patternedcircuit layer 831, including a portion serving as the above-mentioned thick andwide metal trace 83 over thepassivation layer 5. The patternedcircuit layer 831 may contain an adhesion/barrier layer, a seed layer on the adhesion/barrier layer, and an electroplatedmetal layer 8312 on the seed layer, the adhesion/barrier layer and the seed layer composing thebottom layer 8311. - Referring to
FIG. 7B , regards to the process for forming the patternedcircuit layer 831, the adhesion/barrier layer may be formed by sputtering a titanium-containing layer, such as titanium layer or a titanium-tungsten-alloy layer, having a thickness between 1000 and 6000 angstroms, sputtering a chromium-containing layer, such as chromium layer, having a thickness between 1000 and 6000 angstroms, or sputtering a tantalum-containing layer, such as tantalum layer or tantalum-nitride layer, having a thickness between 1000 and 6000 angstroms, on a silicon-nitride layer of thepassivation layer 5 and oncontact pads 6390, principally made of aluminum or copper, exposed bymultiple openings passivation layer 5. Thereafter, the seed layer may be formed by sputtering a copper layer having a thickness between 200 and 3000 angstroms on the adhesion/barrier layer of any above-mentioned material or by sputtering a gold layer having a thickness between 200 and 3000 angstroms on the adhesion/barrier layer of any above-mentioned material. Thereafter, a photoresist layer may be formed on the seed layer, multiple openings in the photoresist layer exposing the seed layer. Thereafter, themetal layer 8312 may be formed by electroplating a copper layer having a thickness between 2 and 30 micrometers on the copper layer serving as the seed layer, exposed by the openings in the photoresist layer, by electroplating a copper layer having a thickness between 2 and 30 micrometers on the copper layer serving as the seed layer, exposed by the openings in the photoresist layer and then electroplating a nickel layer having a thickness between 0.5 and 10 micrometers on the electroplated copper layer in the openings in the photoresist layer, by electroplating a copper layer having a thickness between 2 and 30 micrometers on the copper layer serving as the seed layer, exposed by the openings in the photoresist layer, electroplating a nickel layer having a thickness between 0.5 and 10 micrometers on the electroplated copper layer in the openings in the photoresist layer and then electroplating a gold layer, platinum layer, palladium layer or ruthenium layer having a thickness between 0.05 and 2 micrometers on the electroplated nickel layer in the openings in the photoresist layer, or by electroplating a gold layer having a thickness between 2 and 30 micrometers on the gold layer serving as the seed layer, exposed by the openings in the photoresist layer. Thereafter, the photoresist layer may be removed. Thereafter, the seed layer not under themetal layer 8312 is removed using a wet-etching process or using a dry-etching process. Thereafter, the adhesion/barrier layer not under themetal layer 8312 is removed using a wet-etching process or using a dry-etching process. - After the patterned
circuit layer 831 is formed, apolymer layer 99 can be formed by spin-on coating a negative photosensitive polyimide layer, such as ester type, on the patternedcircuit layer 831 and on the nitride layer of thepassivation layer 5 and then curing the spin-on coated polyimide layer at the temperature between 265 and 285° C. for a time between 30 and 240 minutes in a nitrogen or oxygen-free ambient. No opening is formed in thepolymer layer 99 to expose the thick andwide metal trace 83. - Referring to
FIG. 7D , before the patternedcircuit layer 831 is formed, apolymer layer 95 can be optionally formed by spin-on coating a negative photosensitive polyimide layer, such as ester type, on the nitride layer of thepassivation layer 5 and on the contact pads exposed by theopenings passivation layer 5, exposing the spin-on coated photosensitive polyimide layer, developing the exposed polyimide layer and then curing the developed polyimide layer at the temperature between 265 and 285° C. for a time between 30 and 240 minutes in a nitrogen or oxygen-free ambient. Thereby,multiple openings polymer layer 95, exposing multiple contact pads exposed by theopenings passivation layer 5. After thepolymer layer 95 is formed, the patternedcircuit layer 831 can be formed on thepolymer layer 95 and on the contact pads exposed by theopenings polymer layer 95 and on the contact pads exposed by theopenings polymer layer 95. - Alternatively, referring to
FIG. 7C , there may be multiple patterned circuit layers 831 and 832, including a portion serving as the above-mentioned thick andwide metal trace 83, over thepassivation layer 5. The process for forming the patternedcircuit layer 831 shown inFIG. 7C can be referred to as the process for forming the patternedcircuit layer 831 shown inFIG. 10B . The patternedcircuit layer 832 may contain an adhesion/barrier layer, a seed layer on the adhesion/barrier layer, and an electroplated metal layer 8322 on the seed layer, the adhesion/barrier layer and the seed layer composing thebottom layer 8321. - Referring to
FIG. 7C , after the patternedcircuit layer 831 is formed, apolymer layer 98 can be formed by spin-on coating a negative photosensitive polyimide layer, such as ester type, on the patternedcircuit layer 831 and on the nitride layer of thepassivation layer 5, exposing the spin-on coated photosensitive polyimide layer, developing the exposed polyimide layer and then curing the developed polyimide layer at the temperature between 265 and 285° C. for a time between 30 and 240 minutes in a nitrogen or oxygen-free ambient. Thereby,multiple openings polymer layer 98, exposing multiple contact pads of the patternedcircuit layer 831. - Referring to
FIG. 7C , regards to the process for forming the patternedcircuit layer 832, the adhesion/barrier layer may be formed by sputtering a titanium-containing layer, such as titanium layer or a titanium-tungsten-alloy layer, having a thickness between 1000 and 6000 angstroms, sputtering a chromium-containing layer, such as chromium layer, having a thickness between 1000 and 6000 angstroms, or sputtering a tantalum-containing layer, such as tantalum layer or tantalum-nitride layer, having a thickness between 1000 and 6000 angstroms, on thepolymer layer 98 and on the contact pads of the patternedcircuit layer 831 exposed bymultiple openings polymer layer 98. Thereafter, the seed layer may be formed by sputtering a copper layer having a thickness between 200 and 3000 angstroms on the adhesion/barrier layer of any above-mentioned material or by sputtering a gold layer having a thickness between 200 and 3000 angstroms on the adhesion/barrier layer of any above-mentioned material. Thereafter, a photoresist layer may be formed on the seed layer, multiple openings in the photoresist layer exposing the seed layer. Thereafter, the metal layer 8322 may be formed by electroplating a copper layer having a thickness between 2 and 30 micrometers on the copper layer serving as the seed layer, exposed by the openings in the photoresist layer, by electroplating a copper layer having a thickness between 2 and 30 micrometers on the copper layer serving as the seed layer, exposed by the openings in the photoresist layer and then electroplating a nickel layer having a thickness between 0.5 and 10 micrometers on the electroplated copper layer in the openings in the photoresist layer, by electroplating a copper layer having a thickness between 2 and 30 micrometers on the copper layer serving as the seed layer, exposed by the openings in the photoresist layer, electroplating a nickel layer having a thickness between 0.5 and 10 micrometers on the electroplated copper layer in the openings in the photoresist layer and then electroplating a gold layer, platinum layer, palladium layer or ruthenium layer having a thickness between 0.05 and 2 micrometers on the electroplated nickel layer in the openings in the photoresist layer, or by electroplating a gold layer having a thickness between 2 and 30 micrometers on the gold layer serving as the seed layer, exposed by the openings in the photoresist layer. Thereafter, the photoresist layer may be removed. Thereafter, the seed layer not under the metal layer 8322 is removed using a wet-etching process or using a dry-etching process. Thereafter, the adhesion/barrier layer not under the metal layer 8322 is removed using a wet-etching process or using a dry-etching process. - After the patterned
circuit layer 832 is formed, apolymer layer 99 can be formed by spin-on coating a negative photosensitive polyimide layer, such as ester type, on the patternedcircuit layer 832 and on thepolymer layer 98, and then curing the spin-on coated polyimide layer at the temperature between 265 and 285° C. for a time between 30 and 240 minutes in a nitrogen or oxygen-free ambient. - Alternatively, referring to
FIG. 7C , before the patternedcircuit layer 831 is formed, apolymer layer 95 as mentioned inFIG. 7D can be optionally formed by spin-on coating a negative photosensitive polyimide layer, such as ester type, on the nitride layer of thepassivation layer 5 and on the contact pads exposed by theopenings passivation layer 5, exposing the spin-on coated photosensitive polyimide layer, developing the exposed polyimide layer and then curing the developed polyimide layer at the temperature between 265 and 285° C. for a time between 30 and 240 minutes in a nitrogen or oxygen-free ambient. Thereby,multiple openings polymer layer 95 as mentioned inFIG. 7D , exposing multiple contact pads exposed by theopenings passivation layer 5. After thepolymer layer 95 is formed, the patternedcircuit layer 831 can be formed on thepolymer layer 95 and on the contact pads exposed by theopenings polymer layer 95 and on the contact pads exposed by theopenings polymer layer 95. -
FIG. 7C is similar toFIG. 7B except the thick metal planes, buses or traces 83 are composed of two patterned circuit layers 831 and 832; the bottom one is composed of segments 831 a and 831 b. Apolymer layer 98 separates the patternedcircuit layer 831 from the patternedcircuit layer 832. InFIG. 7C , the thick metal plane, trace orbus 831 inFIG. 7B is replaced by the thick metal plane, trace orbus 831 a, 831 b and 832. Referring toFIG. 7C , a signal output from the output node (usually the drain of an MOS transistor in the internal circuit 21) of the internal circuit 21 passes through the fine-line metal buses or traces 631 under the passivation layer 5, then through the opening 531 in the passivation layer 5, then through the metal trace or bus 831 b over the passivation layer 5, (1) in a first path, then up through an opening 9831 in the polymer layer 98, then through the metal bus or trace 832 on the polymer layer 98, then down through an opening 9834 in the polymer layer 98, then through the metal trace or bus 831 a over the passivation layer 831 a, then through an opening 534 in the passivation layer 5, then through the fine-line metal structure 634 under the passivation layer 5, and to the input node (usually the gate of an MOS transistor in the NOR gate 24) of the NOR gate 24; (2) in a second path, then down through an opening 532 in the passivation layer 5, then through the fine-line metal interconnection scheme 632 under the passivation layer 5, and then to the input nodes (usually the gates of MOS transistors in the NOR gate 24 and the NAND gate 23, respectively) of the NOR gate 22 and the NAND gate 23. - Referring to 5B, 6B, 7B, 7C and 7D, the thick metal trace or
bus passivation layer 5 is be connected to an off-chip I/O circuit connected to an external circuit, and thereby the thick metal trace orbus - Now refer to
FIGS. 5C-5E showing internal buffer circuits applied to theinternal circuit 21. Theinternal circuit 21 shown inFIGS. 5B , 6B, 7B, 7C and 7D may be an internal inverter shown inFIG. 5C . In a first application, the size of the n-channel MOS 2101 and p-channel MOS 2102 can be designed in a size often employed in theinternal circuits channel MOS transistor 2101 may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 0.1 to 20, ranging from 0.1 to 10, or preferably ranging from 0.2 to 2. The p-channel MOS transistor 2102 may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 0.2 to 40, ranging from 0.2 to 20, or preferably ranging from 0.4 to 4. In the first application, a current passing through thethick metal trace 83 over thepassivation layer 5 and outputting from the node Xo of theinternal circuit 21 may be in a range of between 50 μA and 2 mA, and preferably of between 100 μA and 1 mA. In a second application, a greater drive current is required for the output of theinverter 211, for example, when a heavy load is demanded by the loadinternal circuits internal circuits internal circuit 21, requiring interconnection metal lines or traces connecting theinternal circuit 21 and theinternal circuits inverter 211 is higher than that output from the regular internal circuit, and is, for example, at 1 mA or 5 mA, or in a range of between 500 μA and 10 mA, and preferably of between 700 μA and 2 mA. Hence, in the second application, the n-channel MOS transistor 2101 may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 1.5 to 30, and preferably ranging from 2.5 to 10. The p-channel MOS transistor 2102 may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 3 to 60, and preferably ranging from 5 to 20. - When the
inverter 211 shown inFIG. 5C is applied to theinternal circuit 21 as shown inFIGS. 5B , 6B, 7B, 7C and 7D, the drains of the n-channel MOS transistor 2101 and p-channel MOS transistor 2102, serving as the output node Xo of theinternal circuit 21, are connected to the thick metal traces orbuses passivation layer 5 as shown inFIGS. 5B , 6B, 7B, 7C and 7D. The gates of the n-channel MOS transistor 2101 and p-channel MOS transistor 2102 serve as the input node Xi of theinternal circuit 21. - Referring to
FIG. 5C , the above-mentioned power plane, bus ortrace FIGS. 1B , 1C, 2B, 2C, 3B, 3C and 3D, over thepassivation layer 5 may connect the node P of the regulator orconverter 41 and the source of the p-channel MOS device 2102. The above-mentioned power plane, bus ortrace plane 83 as shown inFIGS. 7B-7D . Alternatively, the thick and wide signal trace, bus orplane 83 as shown inFIGS. 7B-7D may contain a patterned circuit layer over that of the above-mentioned power plane, bus ortrace 81. The above-mentioned ground plane, bus or trace 82 or 821, as shown inFIGS. 1C , 2C and 3C, over thepassivation layer 5 may connect the node Rs of the regulator orconverter 41 and the source of the n-channel MOS device 2101. The above-mentioned ground plane, bus or trace 82 or 821 may contain a patterned circuit layer over the patterned circuit layers 831 and/or 832 of the thick and wide signal trace, bus orplane 83 as shown inFIGS. 7B-7D . Alternatively, the thick and wide signal trace, bus orplane 83 as shown inFIGS. 7B-7D may contain a patterned circuit layer over that of the above-mentioned ground plane, bus ortrace 82. -
FIGS. 5D and 5E show aninternal driver 212 and internaltri-state output buffer 213, respectively. When theinternal driver 212 shown inFIG. 5D is applied to theinternal circuit 21 as shown inFIGS. 5B , 6B, 7B, 7C and 7D, the drains of a n-channel MOS transistor 2103 and p-channel MOS transistor 2104, serving as the output node Xo of theinternal circuit 21, are connected to the thick metal traces orbuses passivation layer 5. The gates of a n-channel MOS transistor 2103′ and p-channel MOS transistor 2104′ serve as the input node Xi of theinternal circuit 21. The drains of the n-channel MOS transistor 2103′ and p-channel MOS transistor 2104′ are connected to the gates of the n-channel MOS transistor 2103 and p-channel MOS transistor 2104. - When the internal
tri-state output buffer 213 shown inFIG. 5E is applied to theinternal circuit 21 as shown inFIGS. 5B , 6B, 7B, 7C and 7D, the drains of a n-channel MOS transistor 2107′ and p-channel MOS transistor 2108′ with a switch function controlled by an Enable signal transmitted to the gate of the n-channel MOS transistor 2107′ and Enable(bar) signal transmitted to the gate of the p-channel MOS transistor 2108′, serving as the output node Xo of theinternal circuit 21, are connected to the thick metal traces orbuses passivation layer 5 as shown inFIGS. 5B , 6B, 7B, 7C and 7D. The gates of a n-channel MOS transistor 2107 and p-channel MOS transistor 2108 serve as the input node Xi of theinternal circuit 21. The drains of a n-channel MOS transistor 2107 and p-channel MOS transistor 2108 are connected to the sources of the n-channel MOS transistor 2107′ and p-channel MOS transistor 2108′, respectively. - The
internal driver 212 or internaltri-state output buffer 213, used to drive a signal through the post-passivation metal traces 83 and to theinternal circuits FIG. 5D or 5E, is similar to the off-chip driver or off-chip tri-state output buffer used to drive an external circuitry, to be discussed in the followingFIG. 11A or 11D, respectively, except that (1) the output node Xo of theinternal driver 212 or internaltri-state output buffer 213 is not connected to an external circuit; (2) the greatest one of p-MOS transistors in theinternal driver 212 or internaltri-state output buffer 213 has a ratio of a physical channel width thereof to a physical channel length thereof smaller than that of the greatest one of p-MOS transistors in the off-chip driver or off-chip tri-state output buffer connected to an external circuit. The internaltri-state output buffer 213 provides drive capability and switch capability, and is particularly useful to transmit a data signal or an address signal in a memory chip through the thick metal lines or traces 83 over thepassivation layer 5 acting as data or address buses. - In
FIG. 5B , a relatively great drive current is required at the output node Xo of theinternal circuit 21 when a heavy load is demanded by theinternal circuits internal circuits internal circuit 21 in a distance of greater than 1 mm or of greater than 3 mm. To provide a relatively great drive current, theinternal circuit 21 can be designed as aninternal driver 212 shown inFIG. 5D or an internaltri-state output buffer 213 shown inFIG. 5E . - In
FIGS. 5D and 5E , the n-channel MOS transistors channel MOS transistors FIG. 5D , the n-channel MOS transistor 2103′ may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 0.1 to 20, ranging from 0.1 to 10, or preferably ranging from 0.2 to 2, and the p-channel MOS transistor 2104′ may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 0.2 to 40, ranging from 0.2 to 20, or preferably ranging from 0.4 to 4. Referring toFIGS. 5B , 5D and 5E, theinternal driver 212 or internaltri-state buffer 213 may drive a signal output from the output node Xo thereof through the thick metal trace orbus 83 over thepassivation layer 5 to the input nodes Ui, Vi and Wi of theinternal circuits line 83 over thepassivation layer 5 and outputting from the node Xo of theinternal circuit 21, provided by theinternal driver 212 or internaltri-state buffer 213, may be between 500 μA and 10 mA, and preferably between 700 μA and 2 mA. - Referring to
FIG. 5D , the above-mentioned power plane, bus ortrace FIGS. 1B , 1C, 2B, 2C, 3B, 3C and 3D, over thepassivation layer 5 can connect the node P of the regulator orconverter 41 and the sources of the p-channel MOS devices trace plane 83 as shown inFIGS. 7B-7D . Alternatively, the thick and wide signal trace, bus orplane 83 as shown inFIGS. 7B-7D may contain a patterned circuit layer over that of the above-mentioned power plane, bus ortrace 81. The above-mentioned ground plane, bus or trace 82 or 821, as shown inFIGS. 1C , 2C and 3C, over thepassivation layer 5 can connect the node Rs of the regulator orconverter 41 and the sources of the n-channel MOS devices plane 83 as shown inFIGS. 7B-7D . Alternatively, the thick and wide signal trace, bus orplane 83 as shown inFIGS. 7B-7D may contain a patterned circuit layer over that of the above-mentioned ground plane, bus ortrace 82. - Referring to
FIG. 5E , the above-mentioned power plane, bus ortrace FIGS. 1B , 1C, 2B, 2C, 3B, 3C and 3D, over thepassivation layer 5 can connect the node P of the regulator orconverter 41 and the source of the p-channel MOS device 2108. The above-mentioned power plane, bus ortrace plane 83 as shown inFIGS. 7B-7D . Alternatively, the thick and wide signal trace, bus orplane 83 as shown inFIGS. 7B-7D may contain a patterned circuit layer over that of the above-mentioned power plane, bus ortrace 81. The above-mentioned ground plane, bus or trace 82 or 821, as shown inFIGS. 1C , 2C and 3C, over thepassivation layer 5 can connect the node Rs of the regulator orconverter 41 and the source of the n-channel MOS device 2107. The above-mentioned ground plane, bus or trace 82 or 821 may contain a patterned circuit layer over the patterned circuit layers 831 and/or 832 of the thick and wide signal trace, bus orplane 83 as shown inFIGS. 7B-7D . Alternatively, the thick and wide signal trace, bus orplane 83 as shown inFIGS. 7B-7D may contain a patterned circuit layer over that of the above-mentioned ground plane, bus ortrace 82. - Alternatively, when a NMOS transistor in the
internal circuit 21 having a drain as the output node Xo of theinternal circuit 21 has a ratio of a physical channel width to a physical channel length ranging from 1.5 to 30, and preferably ranging from 2.5 to 10, a NMOS transistor in theinternal circuit internal circuit internal circuit 21 having a drain as the output node Xo of theinternal circuit 21 has a ratio of a physical channel width to a physical channel length ranging from 1.5 to 30, and preferably ranging from 2.5 to 10, a PMOS transistor in theinternal circuit internal circuit internal circuit 21 having a drain as the output node Xo of theinternal circuit 21 has a ratio of a physical channel width to a physical channel length ranging from 3 to 60, and preferably ranging from 5 to 20, a NMOS transistor in theinternal circuit internal circuit internal circuit 21 having a drain as the output node Xo of theinternal circuit 21 has a ratio of a physical channel width to a physical channel length ranging from 3 to 60, and preferably ranging from 5 to 20, a PMOS transistor in theinternal circuit internal circuit internal circuit 21 may pass through the thick metal plane, bus, trace orline 83 to theinternal circuits line 83, ranging from 500 microamperes to 10 milliamperes, and preferably ranging from 700 microamperes to 2 milliamperes. - The concept shown in
FIG. 5B can be applied to a memory chip, as illustrated inFIGS. 5F-5J . - Referring to
FIG. 5F , the above-mentionedtri-state output buffer 213 is employed to be theinternal circuit 21 shown inFIGS. 5B , 6B, 7B, 7C and 7D and has an input node Xi connected to an output node of anamplifier 214 and an output node Xo connected to theinternal circuits trace passivation layer 5, as shown inFIGS. 5B , 6B, 7B, 7C and 7D, wherein theinternal circuits channel MOS transistors channel MOS transistors bit line 2171 or on the bit (bar)line 2172 can not be transmitted to thesense amplifier 214 nor has a negative impact on thesense amplifier 214. - In this case, the
memory cell 215 is a static random access memory (SRAM) cell. Alternatively, thememory cell 215 may be a dynamic random access memory (DRAM) cell, an erasable programmable read only memory (EPROM) cell, an electronic erasable programmable read only memory (EEPROM) cell, a flash memory cell, a read only memory (ROM) cell, or a magnetic random access memory (MRAM) cell, which is connected to one ormore logic gates passivation layer 5, as shown inFIGS. 5B , 6B, 7B, 7C and 7D. Asense amplifier 214,tri-state buffer 213,pass gate 216,latch memory 217 orinternal driver 212, as shown inFIGS. 5F-5J , may be optionally set on the path between any kind of the exampledmemory cell 215 and the thick metal traces 83, 831 or 832 over thepassivation layer 5. - In case of SDRAM cell acting as the
memory cell 215, a plurality of thememory cell 215 may be arranged in an array. A plurality ofbit line 2171 and bit (bar)line 2172 arranged in parallel are connected to the sources or drains ofNMOS transistors memory cells 215 arranged in a column, respectively. A plurality of word line arranged in parallel and in vertical to thebit line 2171 and bit (bar)line 2172 is connected to the gate ofNMOS transistors memory cells 215 arranged in a row. Thememory cell 215 further comprises twoPMOS transistors NMOS transistors PMOS transistor 2116 and theNMOS transistor 2115 and the drains of thePMOS transistor 2118 and theNMOS transistor 2117 are connected to thebit line 2171 through the channel of theNMOS transistor 2120, and wherein the gates of thePMOS transistor 2118 and theNMOS transistor 2117 and the drains of thePMOS transistor 2116 and theNMOS transistor 2115 are connected to the bit (bar)line 2172 through the channel of theNMOS transistor 2119. - The
sense amplifier 214, such as differential amplifier, can be coupled tomultiple memory cells 215 arranged in a column through thebit line 2171 and the bit (bar)line 2172. Thesense amplifier 214 comprises twoPMOS transistors NMOS transistors PMOS transistors NMOS transistor 2111 and thePMOS transistor 2112, and wherein the drains of thePMOS transistor 2114 and theNMOS transistor 2113 serving as an output node of thesense amplifier 214 are connected to the gates of thePMOS transistor 2108 and theNMOS transistor 2107 in the above-mentionedtri-state buffer 213. The gate of theNMOS transistor 2113 is connected to thebit line 2171. The gate of theNMOS transistor 2111 is connected to the bit (bar)line 2172. The description and specification of thetri-state buffer 213 may be referred to the above illustration shown inFIG. 5E . - Referring to
FIG. 5F , the node P of the regulator orconverter 41 can be connected to the sources of thePMOS transistors memory cell 215, the sources of thePMOS transistors sense amplifier 214 and the source of thePMOS transistor 2108 of thetri-state output buffer 213 through the above-mentioned power plane, bus ortrace FIGS. 1B , 1C, 2B, 2C, 3B, 3C and 3D, over thepassivation layer 5. The above-mentioned power plane, bus ortrace plane 83 as shown inFIGS. 7B-7D . Alternatively, the thick and wide signal trace, bus orplane 83 as shown inFIGS. 7B-7D may contain a patterned circuit layer over that of the above-mentioned power plane, bus ortrace 81. The node Rs of the regulator orconverter 41 can be connected to the sources of theNMOS transistors memory cell 215, the sources of theNMOS transistors sense amplifier 214 and the source of theNMOS transistor 2107 of thetri-state output buffer 213 through the above-mentioned ground plane, bus or trace 82 or 821, as shown inFIGS. 1C , 2C and 3C, over thepassivation layer 5. Thedifferential sense amplifier 214 is isolated from Vss by atransistor 2121, and controlled by a column selection signal (CS2) to save power consumption. Thetransistor 2121 is turned off when thememory cell 215 is not read. The above-mentioned ground plane, bus or trace 82 or 821 may contain a patterned circuit layer over the patterned circuit layers 831 and/or 832 of the thick and wide signal trace, bus orplane 83 as shown inFIGS. 7B-7D . Alternatively, the thick and wide signal trace, bus orplane 83 as shown inFIGS. 7B-7D may contain a patterned circuit layer over that of the above-mentioned ground plane, bus ortrace 82. - When the
memory cell 215 is in a “READ” operation with theNMOS transistors memory cell 215, such as bit data and bit (bar) data, may be output to thebit line 2171 and bit (bar)line 2172 through the channels of theNMOS transistors sense amplifier 214 through thebit line 2171 and bit (bar)line 2172, respectively, to initially amplify the bit data and the bit (bar) data, leading the bit data and the bit (bar) data to have a desirable waveform or voltage level. The initially amplified bit data or bit (bar) data output from theamplifier 214 may be transmitted to atri-state output buffer 213 to further amplify the initially amplified bit data or bit (bar) data, butFIG. 5F only show the initially amplified bit (bar) data output from theamplifier 214 is transmitted to the input node Xi of thetri-state output buffer 213. Further amplified bit (bar) data or bit data output from a tri-state buffer can be transmitted to theinternal circuits buses FIGS. 5B , 6B, 7B, 7C and 7D, butFIG. 5F only show the further amplified bit data is output from thetri-state output buffer 213. - The
bit line 2171 and bit (bar)line 2172 may be provided by fine-line metal layers, made of sputtered aluminum or damascene copper, only under thepassivation layer 5. Alternatively, thebit line 2171 and bit (bar)line 2172 may be provided by the interconnecting structure over thepassivation layer 5 and under thepassivation layer 5, wherein the portion under thepassivation layer 5 may comprise sputtered aluminum layer or damascene copper layer having a thickness of between 0.01 and 2 microns, and the portion over thepassivation layer 5 may comprise electroplated copper or electroplated gold having a thickness of between 2 and 20 microns. - In this case, the thick metal buses or traces 83, 831 or 832 shown in
FIGS. 5B , 6B, 7B, 7C and 7D may be called as bit buses to transmit further amplified bit data or bit (bar) data with 4 bits width, 8 bits width, 16 bits width, 32 bits width, 64 bits width, 128 bits width, 256 bits width, 512 bits width, 1024 bits width, 2048 bits width or 4096 bits width, output from thetri-state buffers 213. Accordingly, 4, 8, 16, 32, 64, 128, 256, 512, 1024, 2048 or 4098 bit buses arranged in parallel and over thepassivation layer 5, may connect the output nodes Xo of multipleinternal circuits 21, thetri-state buffers 213 in this case, to multipleinternal circuits - Alternatively,
multiple address buses 85 connecting anaddress decoder 205 and the outputs of multipleinternal circuits passivation layer 5, as shown inFIG. 5U , to transmit an address data from one of theinternal circuits address decoder 205 during a “READ” operation, wherein theinternal circuits address decoder 205 is connected to multiple word lines coupled with multiple memory cells in a memory array. Referring toFIGS. 5F and 5U , one of theword lines 2175 is connected to the gates of theNMOS transistors address decoder 205 to the memory cell to control whether the logic level of bit data saved in the trace connecting the drains of thePMOS transistor 2118 andNMOS transistor 2117 and the gates of thePMOS transistor 2116 andNMOS transistor 2115 and the logic level of bit (bar) data saved in the trace connecting the drains of thePMOS transistor 2116 andNMOS transistor 2115 and the gates of thePMOS transistor 2118 andNMOS transistor 2117 are transmitted to thebit line 2171 and the bit (bar)line 2172 through the channels of theNMOS transistors sense amplifier 214 receives the bit data and bit (bar) data and initially amplifies the bit (bar) data. The initially amplified the bit (bar) data output from thesense amplifier 214 may be transmitted to the gates of thePMOS transistor 2108 andNMOS transistor 2107 of thetri-state buffer 213 through thetrace 2179 under thepassivation layer 5. Twotraces address decoder 205 and thetri-state buffer 213, transmitting an ENABLE signal and an ENABLE (bar) signal from theaddress decoder 205 to thetri-state buffer 213 to control whether the above-mentioned further amplified bit signal is output from thetri-state buffer 213 to thedata bus 83 over thepassivation layer 5. - Other embodiments as described below can be alternatively attained. Same reference numbers in this patent application indicate same or similar elements.
- Referring to
FIGS. 5B , 6B, 7B, 7C and 7D, theinternal circuit 21 may be apass gate 216 as shown inFIG. 5G . Thepass gate 216 may comprise anNMOS transistor 2124 having a gate connected to anaddress decoder 205 through atrace 2180 under thepassivation layer 5, as shown inFIG. 5V . In a “READ” operation, theaddress decoder 205 receives an address data throughmultiple address buses 85 over thepassivation layer 5. Theaddress decoder 205 output a READ ENABLE data to the gate of theNMOS transistor 2124 through thetrace 2180 to control whether theNMOS transistor 2124 is turned on or off. When theNMOS transistor 2124 of thepass gate 216 is turned on, the initially amplified bit (bar) data output from thesense amplifier 214 can be transmitted to thedata bus passivation layer 5 through the channel of theNMOS transistor 2124. - Referring to
FIGS. 5B , 6B, 7B, 7C and 7D, theinternal circuit 21 may be alatch circuit 217 as shown inFIG. 5H . Thelatch circuit 217 may temporally store the data output from thesense amplifier 214. Thelatch circuit 217 comprises twoPMOS transistors NMOS transistors trace 2905 connects the gates of thePMOS transistor 2902 andNMOS transistor 2904 and the drains of thePMOS transistor 2901 andNMOS transistor 2903. Atrace 2906 connects the gates of thePMOS transistor 2901 andNMOS transistor 2903 and the drains of thePMOS transistor 2902 andNMOS transistor 2904. Thelatch circuit 217 may further comprise twoNMOS transistors address decoder 205 throughmetal traces passivation layer 5, as shown inFIG. 5W . In a “READ” operation, theaddress decoder 205 receives an address data throughmultiple address buses 85 over thepassivation layer 5. Theaddress decoder 205 output READ ENABLE data (RE1 and RE2) to the gates of theNMOS transistors traces NMOS transistors NMOS transistor 2129 is turned on, the initially amplified bit (bar) data output from thesense amplifier 214 can be transmitted to thetrace 2905 through the channel of theNMOS transistor 2129. Thetrace 2905 latches the bit (bar) data and thetrace 2906 latches the bit data. When theNMOS transistor 2130 is turned on, the bit data output from thetrace 2906 of thelatch circuit 217 can be transmitted to thedata bus NMOS transistor 2130. - Referring to
FIG. 5H , the node P of the regulator orconverter 41 can be connected to the sources of thePMOS transistors memory cell 215, the sources of thePMOS transistors sense amplifier 214 and the sources of thePMOS transistors latch circuit 217 through the above-mentioned power plane, bus ortrace FIGS. 1B , 1C, 2B, 2C, 3B, 3C and 3D, over thepassivation layer 5. The above-mentioned power plane, bus ortrace plane 83 as shown inFIGS. 7B-7D . Alternatively, the thick and wide signal trace, bus orplane 83 as shown inFIGS. 7B-7D may contain a patterned circuit layer over that of the above-mentioned power plane, bus ortrace 81. The node Rs of the regulator orconverter 41 can be connected to the sources of theNMOS transistors memory cell 215, the sources of theNMOS transistors sense amplifier 214 and the sources of theNMOS transistors latch circuit 217 through the above-mentioned ground plane, bus or trace 82 or 821, as shown inFIGS. 1C , 2C and 3C, over thepassivation layer 5. The above-mentioned ground plane, bus or trace 82 or 821 may contain a patterned circuit layer over the patterned circuit layers 831 and/or 832 of the thick and wide signal trace, bus orplane 83 as shown inFIGS. 7B-7D . Alternatively, the thick and wide signal trace, bus orplane 83 as shown inFIGS. 7B-7D may contain a patterned circuit layer over that of the above-mentioned ground plane, bus ortrace 82. - However, the
pass gate 216 inFIG. 5G or thelatch circuit 217 inFIG. 5H does not provide great drive capability. To drive heavy load of thelogic circuits pass circuit 216 or bit data output from thelatch circuit 217 to thelogic circuits internal circuit 21 may comprise the above-mentionedinternal driver 212 connected to the output node of thepass gate 216, as shown inFIG. 5I , or connected to the output node of thelatch circuit 217, as shown inFIG. 5J , to amplify bit (bar) data output from thepass gate 216 or bit data output from thelatch circuit 217. Referring toFIG. 5I , the amplified bit (bar) data output from theinternal driver 212 may be transmitted to theinternal circuits data bus passivation layer 5, as shown inFIGS. 5B , 6B, 7B, 7C and 7D. Referring toFIG. 5J , the amplified bit data output from theinternal driver 212 may be transmitted to theinternal circuits data bus passivation layer 5, as shown inFIGS. 5B , 6B, 7B, 7C and 7D. - Referring to
FIG. 5I , the node P of the regulator orconverter 41 can be connected to the sources of thePMOS transistors memory cell 215, the sources of thePMOS transistors sense amplifier 214 and the sources of thePMOS transistors 2104′ and 2104 of theinternal driver 212 through the above-mentioned power plane, bus ortrace FIGS. 1B , 1C, 2B, 2C, 3B, 3C and 3D, over thepassivation layer 5. The above-mentioned power plane, bus ortrace plane 83 as shown inFIGS. 7B-7D . Alternatively, the thick and wide signal trace, bus orplane 83 as shown inFIGS. 7B-7D may contain a patterned circuit layer over that of the above-mentioned power plane, bus ortrace 81. The node Rs of the regulator orconverter 41 can be connected to the sources of theNMOS transistors memory cell 215, the sources of theNMOS transistors sense amplifier 214 and the sources of theNMOS transistors 2103′ and 2103 of thedriver circuit 212 through the above-mentioned ground plane, bus or trace 82 or 821, as shown inFIGS. 1C , 2C and 3C, over thepassivation layer 5. The above-mentioned ground plane, bus or trace 82 or 821 may contain a patterned circuit layer over the patterned circuit layers 831 and/or 832 of the thick and wide signal trace, bus orplane 83 as shown inFIGS. 7B-7D . Alternatively, the thick and wide signal trace, bus orplane 83 as shown inFIGS. 7B-7D may contain a patterned circuit layer over that of the above-mentioned ground plane, bus ortrace 82. - Referring to
FIG. 5J , the node P of the regulator orconverter 41 can be connected to the sources of thePMOS transistors memory cell 215, the sources of thePMOS transistors sense amplifier 214, the sources of thePMOS transistors latch circuit 217 and the sources of thePMOS transistors 2104′ and 2104 of theinternal driver 212 through the above-mentioned power plane, bus ortrace FIGS. 1B , 1C, 2B, 2C, 3B, 3C and 3D, over thepassivation layer 5. The above-mentioned power plane, bus ortrace plane 83 as shown inFIGS. 7B-7D . Alternatively, the thick and wide signal trace, bus orplane 83 as shown inFIGS. 7B-7D may contain a patterned circuit layer over that of the above-mentioned power plane, bus ortrace 81. The node Rs of the regulator orconverter 41 can be connected to the sources of theNMOS transistors memory cell 215, the sources of theNMOS transistors sense amplifier 214, the sources of theNMOS transistors latch circuit 217 and the sources of theNMOS transistors 2103′ and 2103 of theinternal driver 212 through the above-mentioned ground plane, bus or trace 82 or 821, as shown inFIGS. 1C , 2C and 3C, over thepassivation layer 5. The above-mentioned ground plane, bus or trace 82 or 821 may contain a patterned circuit layer over the patterned circuit layers 831 and/or 832 of the thick and wide signal trace, bus orplane 83 as shown inFIGS. 7B-7D . Alternatively, the thick and wide signal trace, bus orplane 83 as shown inFIGS. 7B-7D may contain a patterned circuit layer over that of the above-mentioned ground plane, bus ortrace 82. - Alternatively, referring to
FIG. 5K , the output node Wo of theinternal circuit 24 is connected to the input nodes Xi, Ui and Vi of theinternal circuits line 83′ over thepassivation layer 5. Theinternal circuit 24, such as NOR gate, may send a signal or data from the output node Wo thereof to the input node Xi′ of theinternal circuit 21, such as areceiver 212′ shown inFIG. 5L , atri-state input buffer 213′ shown inFIG. 5M or other internal circuits, through a fine-line metal structure 634′ under thepassivation layer 5, then through anopening 534′ in thepassivation layer 5, then through the thick metal plane, line or trace 83′ over thepassivation layer 5, then through anotheropening 531′ in thepassivation layer 5, and then through a fine-line metal structure 631′ under thepassivation layer 5. Besides, a signal or data output from the output node Wo of theinternal circuit 24 may be also transmitted to the input node Ui of theinternal circuit 22, such as NOR gate, through the fine-line metal structure 634′ under thepassivation layer 5, then through theopening 534′ in thepassivation layer 5, then through the thick metal plane, line or trace 83′ over thepassivation layer 5, then through anotheropening 532′ in thepassivation layer 5, then through the fine-line metal structures 632 a′ and 632b′ under thepassivation layer 5. Besides, a signal or data output from the output node Wo of the NORgate 24 may be also transmitted to the input node Vi of theinternal circuit 23, such as NAND gate, through the fine-line metal structure 634′ under thepassivation layer 5, then through theopening 534′ in thepassivation layer 5, then through the thick metal plane, line or trace 83′ over thepassivation layer 5, then through anotheropening 532′ in thepassivation layer 5, then through the fine-line metal structures 632 a′ and 632 c′ under thepassivation layer 5. - The fine-
line metal structures 634′, 632′ and 631′ can be formed with stacked metal plugs, having a similar structure of the fineline metal structures internal circuits internal circuit 24 at the input node Xi′, Ui and Vi thereof, and may output a signal from the output node Xo′, Uo and Vo thereof to other internal circuits through metal traces under thepassivation layer 5. - The structure over the
passivation layer 5 shown inFIGS. 7B-7D , providing the above-mentioned thick metal trace, line orplane 83, can also be applied to forming the thick metal trace, line orplane 83′ illustrated inFIG. 5K . All combinations for the polymer layers 99, 98 and 95 and thecircuit metal layers FIGS. 7B-7D can be applied to the combinations for one or more polymer layers and one or more circuit metal layers over thepassivation layer 5, illustrated inFIG. 5K . - In a case, the
internal circuit 21 may be aninternal receiver 212′ as shown inFIG. 5L , or an internal inputtri-state buffer 213′ as shown inFIG. 5M . Referring toFIGS. 5K and 5L , theinternal receiver 212′ may receive a signal passing through the thick metal trace orbus 83 over thepassivation layer 5 and then may output an amplified signal from the output node Xo′ thereof to other internal circuits but not to an external circuit through a metal trace under thepassivation layer 5. Referring toFIGS. 5K and 5M , the internal inputtri-state buffer 213′ may receive a signal passing through the thick metal trace orbus 83 over thepassivation layer 5 and then may output an amplified signal from the output node Xo′ thereof to other internal circuits but not to an external circuit through a metal trace under thepassivation layer 5. - The
internal receiver 212′ inFIG. 5L has a similar circuit design to theinternal driver 212 inFIG. 5D . InFIGS. 5D and 5L , same reference numbers indicate same elements with same characteristics. The internal inputtri-state buffer 213′ inFIG. 5M has a similar circuit design to the internal outputtri-state buffer 213 inFIG. 5E . InFIGS. 5E and 5M , same reference numbers indicate same elements with same characteristics. - The output node Xo′ of the
internal receiver 212′ or internaltri-state input buffer 213′ is not connected to an external circuit but connected to an internal circuit under thepassivation layer 5. The internaltri-state input buffer 213′ provides amplifying capability and switch capability, and is particularly useful to amplify a data signal or an address signal having passed through the thick metal lines or traces 83′ over thepassivation layer 5 acting as data or address buses. - In
FIG. 5K , a relatively great output current is required at the output node Xo′ of theinternal circuit 21 when a heavy load is demanded by an internal circuit connected to the output node Xo′ of theinternal circuit 21, or when theinternal circuit 24 is far away from theinternal circuit 21 in a distance of greater than 1 mm or of greater than 3 mm. To provide a relatively great output current, theinternal circuit 21 can be designed as aninternal receiver 212′ shown inFIG. 5L or an internaltri-state input buffer 213′ shown inFIG. 5M . - Referring to
FIG. 5K , a signal output from theinternal circuit 24 can be transmitted to an n-channel MOS transistor of theinternal circuit 21, wherein the n-channel MOS transistor may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 0.1 to 20, ranging from 0.1 to 10, or preferably ranging from 0.2 to 2. Alternatively, a signal output from theinternal circuit 24 can be transmitted to a p-channel MOS transistor of theinternal circuit 21, wherein the p-channel MOS transistor 2102 may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 0.2 to 40, ranging from 0.2 to 20, or preferably ranging from 0.4 to 4. In this application, the current level output from theinternal circuit 24 and transmitted through thethick metal trace 83′ over thepassivation layer 5 is, for example, in a range of between 50 μA and 2 mA, and preferably of between 100 μA and 1 mA. - In
FIGS. 5L and 5M , the n-channel MOS transistors channel MOS transistors FIG. 5L , the n-channel MOS transistor 2103′ may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 0.1 to 20, ranging from 0.1 to 10, or preferably ranging from 0.2 to 2, and the p-channel MOS transistor 2104′ may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 0.2 to 40, ranging from 0.2 to 20, or preferably ranging from 0.4 to 4. Referring toFIGS. 5K , 5L and 5M, theinternal receiver 212 or internaltri-state input buffer 213 may receive a signal output from the output node Wo of theinternal circuit 24 and transmitted through the thick metal trace orbus 83′ over thepassivation layer 5 but not to an external circuit. A current passing through the thick metal trace orline 83′ over thepassivation layer 5 and inputting the node Xi′ of theinternal circuit 21, provided by theinternal driver 212 or internaltri-state buffer 213, may be between 500 μA and 10 mA, and preferably between 700 μA and 2 mA. - The concept shown in
FIG. 5K can be applied to a memory chip, as illustrated inFIGS. 5N-5R . The memory chip includesmemory cells 215 andsense amplifiers 214 that can be referred to those illustrated inFIG. 5F . In FIGS. 5F and 5N-5R, same reference numbers indicate same elements. - Referring to
FIG. 5N , the above-mentionedtri-state input buffer 213′ is employed to be theinternal circuit 21 shown inFIG. 5K and has an output node Xo′ connected to the bit (bar)line 2172 and an input node Xi′ connected to theinternal circuits passivation layer 5, wherein theinternal circuit 24 may alternatively be NOR gate, NAND gate, AND gate, OR gate, operational amplifier, adder, multiplexer, diplexer, multiplier, A/D converter, D/A converter, CMOS transistor, bipolar CMOS transistor or bipolar circuit. - In this case, the
memory cell 215 is a static random access memory (SRAM) cell. Alternatively, thememory cell 215 may be a dynamic random access memory (DRAM) cell, an erasable programmable read only memory (EPROM) cell, an electronic erasable programmable read only memory (EEPROM) cell, a flash memory cell, a read only memory (ROM) cell, or a magnetic random access memory (MRAM) cell, which is connected to the output node Wo of thelogic gate 24 through a thick metal traces 83′ over thepassivation layer 5. Atri-state input buffer 213′,pass gate 216′,latch memory 217′ orinternal receiver 212′, as shown inFIGS. 5N-5R , may be optionally set on the path between any kind of the exampledmemory cell 215 and the thick metal traces 83′ over thepassivation layer 5. - Referring to
FIG. 5N , the node P of the regulator orconverter 41 can be connected to the sources of thePMOS transistors memory cell 215, the sources of thePMOS transistors sense amplifier 214 and the source of thePMOS transistor 2108 of thetri-state input buffer 213′ through the above-mentioned power plane, bus ortrace FIGS. 1B , 1C, 2B, 2C, 3B, 3C and 3D, over thepassivation layer 5. The above-mentioned power plane, bus ortrace plane 83 as shown inFIGS. 7B-7D . Alternatively, the thick and wide signal trace, bus orplane 83 as shown inFIGS. 7B-7D may contain a patterned circuit layer over that of the above-mentioned power plane, bus ortrace 81. The node Rs of the regulator orconverter 41 can be connected to the sources of theNMOS transistors memory cell 215, the sources of theNMOS transistors sense amplifier 214 and the source of theNMOS transistor 2107 of thetri-state input buffer 213′ through the above-mentioned ground plane, bus or trace 82 or 821, as shown inFIGS. 1C , 2C and 3C, over thepassivation layer 5. The above-mentioned ground plane, bus or trace 82 or 821 may contain a patterned circuit layer over the patterned circuit layers 831 and/or 832 of the thick and wide signal trace, bus orplane 83 as shown inFIGS. 7B-7D . Alternatively, the thick and wide signal trace, bus orplane 83 as shown inFIGS. 7B-7D may contain a patterned circuit layer over that of the above-mentioned ground plane, bus ortrace 82. - Referring to
FIG. 5N , when thememory cell 215 is in a “WRITE” operation, a bit signal can be transmitted to the input node Xi′ of thetri-state input buffer 213′, that is, the gates of thePMOS transistors 2108 and theNMOS transistor 2107, through the thick metal line, trace orplane 83′ over thepassivation layer 5, from the output node Wo of theinternal circuit 24. An amplified bit (bar) signal having a desirable waveform or voltage level can be output from the output node Xo′ of thetri-state input buffer 213′, that is, the source of thePMOS transistor 2108′ or the source of theNMOS transistor 2107′, to the bit (bar)line 2172. With theNMOS transistors PMOS transistor 2118 andNMOS transistor 2117 and the sources of thePMOS transistor 2116 andNMOS transistor 2115, and the bit signal can be saved on the trace connecting the gates of thePMOS transistor 2116 andNMOS transistor 2115 and the sources of thePMOS transistor 2118 andNMOS transistor 2117. - In this case, the thick metal buses or traces 83′ may be called as bit buses to transmit to-be-written bit data or bit (bar) data with 4 bits width, 8 bits width, 16 bits width, 32 bits width, 64 bits width, 128 bits width, 256 bits width, 512 bits width, 1024 bits width, 2048 bits width or 4096 bits width, output from the
tri-state buffers 213. Accordingly, 4, 8, 16, 32, 64, 128, 256, 512, 1024, 2048 or 4098 bit buses arranged in parallel and over thepassivation layer 5, may connect the input nodes Xi′ of multipleinternal circuits 21, the tri-state input buffers 213′ in this case, to multiple output nodes of multipleinternal circuits 24, such as NOR gates, NAND gates, AND gates, OR gates, operational amplifiers, adders, multiplexers, diplexers, multipliers, A/D converters, D/A converters, CMOS transistors, bipolar CMOS transistors or bipolar circuits. - Alternatively,
multiple address buses 85 connecting anaddress decoder 205 and the outputs of multipleinternal circuits passivation layer 5, as shown inFIG. 5X , to transmit an address data from one of theinternal circuits address decoder 205 during a “WRITE” operation, wherein theinternal circuits address decoder 205 is connected to multiple word lines coupled with multiple memory cells in a memory array. Referring toFIGS. 5N and 5X , one of theword lines 2175 is connected to the gates of theNMOS transistors address decoder 205 to the memory cell to control whether the logic level of bit data on thebit line 2171 is saved in the trace connecting the drains of thePMOS transistor 2118 andNMOS transistor 2117 and the gates of thePMOS transistor 2116 andNMOS transistor 2115 through the channel of theNMOS transistor 2120 and whether the logic level of bit (bar) data on the bit (bar)line 2172 is saved in the trace connecting the drains of thePMOS transistor 2116 andNMOS transistor 2115 and the gates of thePMOS transistor 2118 andNMOS transistor 2117 are transmitted to thebit line 2171 and the bit (bar)line 2172 through the channel of theNMOS transistor 2119. Twotraces 2177′ and 2178′ connect theaddress decoder 205 and thetri-state input buffer 213′, transmitting an ENABLE signal and an ENABLE (bar) signal from theaddress decoder 205 to thetri-state input buffer 213′ to control whether the amplified bit (bar) signal is output from thetri-state input buffer 213′ to the bit (bar)line 2172. - Other embodiments as described below can be alternatively attained. Same reference numbers in this patent application indicate same or similar elements.
- Referring to
FIGS. 5K , theinternal circuit 21 may be apass gate 216′ as shown inFIG. 5O . Thepass gate 216′ may comprise anNMOS transistor 2124′ having a gate connected to anaddress decoder 205 through atrace 2180′ under thepassivation layer 5, as shown inFIG. 5Y . In a “WRITE” operation, theaddress decoder 205 receives an address data throughmultiple address buses 85 over thepassivation layer 5. Theaddress decoder 205 output a WRITE ENABLE data to the gate of theNMOS transistor 2124′ through thetrace 2180′ to control whether theNMOS transistor 2124′ is turned on or off. When theNMOS transistor 2124′ of thepass gate 216′ is turned on, the bit data transmitted through the thick metal line, trace orplane 83′ can be output from thepass gate 216′ to thebit line 2171 through the channel of theNMOS transistor 2124′. - Referring to
FIGS. 5K , theinternal circuit 21 may be alatch circuit 217′ as shown inFIG. 5P . Thelatch circuit 217′ may temporally store the data transmitted through the thick metal line, trace orplane 83′. Thelatch circuit 217′ comprises twoPMOS transistors 2901′ and 2902′ and twoNMOS transistors 2903′ and 2904′. Atrace 2905′ connects the gates of thePMOS transistor 2902′ andNMOS transistor 2904′ and the drains of thePMOS transistor 2901′ andNMOS transistor 2903′. Atrace 2906′ connects the gates of thePMOS transistor 2901′ andNMOS transistor 2903′ and the drains of thePMOS transistor 2902′ andNMOS transistor 2904′. Thelatch circuit 217′ may further comprise twoNMOS transistors 2129′ and 2130′ having the gates connected to anaddress decoder 205 throughmetal traces 2181′ and 2182′ under thepassivation layer 5, as shown inFIG. 5Z . In a “WRITE” operation, theaddress decoder 205 receives an address data output from the output nodes Ao or Bo of theinternal circuit multiple address buses 85 over thepassivation layer 5. Theaddress decoder 205 output WRITE ENABLE data (WE1 and WE2) to the gates of theNMOS transistors 2129′ and 2130′ through thetraces 2181′ and 2182′ to control whether theNMOS transistors 2129′ and 2130′ are turned on or off, respectively. When theNMOS transistor 2130′ is turned on, the bit (bar) data output from theinternal circuit 24 through the thick metal line, trace orplane 83′, data bus, over thepassivation layer 5 can be latched in thetrace 2906′ through the channel ofNMOS transistor 2130′, and the bit data is latched in thetrace 2905′. When theNMOS transistor 2129′ is turned on, the bit data latched in thetrace 2905′ can be output to thebit line 2171 through the channel of theNMOS transistor 2129′. - Referring to
FIG. 5P , the node P of the regulator orconverter 41 can be connected to the sources of thePMOS transistors memory cell 215, the sources of thePMOS transistors sense amplifier 214 and the sources of thePMOS transistors 2901′ and 2902′ of thelatch circuit 217 through the above-mentioned power plane, bus ortrace FIGS. 1B , 1C, 2B, 2C, 3B, 3C and 3D, over thepassivation layer 5. The above-mentioned power plane, bus ortrace plane 83 as shown inFIGS. 7B-7D . Alternatively, the thick and wide signal trace, bus orplane 83 as shown inFIGS. 7B-7D may contain a patterned circuit layer over that of the above-mentioned power plane, bus ortrace 81. The node Rs of the regulator orconverter 41 can be connected to the sources of theNMOS transistors memory cell 215, the sources of theNMOS transistors sense amplifier 214 and the sources of theNMOS transistors 2903′ and 2904′ of thelatch circuit 217 through the above-mentioned ground plane, bus or trace 82 or 821, as shown inFIGS. 1C , 2C and 3C, over thepassivation layer 5. The above-mentioned ground plane, bus or trace 82 or 821 may contain a patterned circuit layer over the patterned circuit layers 831 and/or 832 of the thick and wide signal trace, bus orplane 83 as shown inFIGS. 7B-7D . Alternatively, the thick and wide signal trace, bus orplane 83 as shown inFIGS. 7B-7D may contain a patterned circuit layer over that of the above-mentioned ground plane, bus ortrace 82. - However, the
pass gate 216′ inFIG. 5O or thelatch circuit 217′ inFIG. 5P may not provide the enough sensitivity to detect a weak voltage variation at the input node of thepass gate 216′ or thelatch circuit 217′ in a “WRITE” operation. To amplify the voltage level of a signal transmitted through the thick metal line, trace orplane 83′ in a long distance and output from thelogic circuit 24, theinternal circuit 21 may comprise the above-mentionedinternal receiver 212′ connected to the input node of thepass gate 216′, as shown inFIG. 5Q , or connected to the input node of thelatch circuit 217′, as shown inFIG. 5R , to amplify bit data inputting to thepass gate 216′ or to thelatch circuit 217′. Referring toFIGS. 5Q and 5R , the input node of theinternal receiver 212′ is connected to the output node Wo of theinternal circuit 24 through the thick metal line, trace orplane 83′ as shown inFIG. 5K . - Referring to
FIG. 5Q , the node P of the regulator orconverter 41 can be connected to the sources of thePMOS transistors memory cell 215, the sources of thePMOS transistors sense amplifier 214 and the sources of thePMOS transistors 2104′ and 2104 of theinternal receiver 212′ through the above-mentioned power plane, bus ortrace FIGS. 1B , 1C, 2B, 2C, 3B, 3C and 3D, over thepassivation layer 5. The above-mentioned power plane, bus ortrace plane 83 as shown inFIGS. 7B-7D . Alternatively, the thick and wide signal trace, bus orplane 83 as shown inFIGS. 7B-7D may contain a patterned circuit layer over that of the above-mentioned power plane, bus ortrace 81. The node Rs of the regulator orconverter 41 can be connected to the sources of theNMOS transistors memory cell 215, the sources of theNMOS transistors sense amplifier 214 and the sources of theNMOS transistors 2103′ and 2103 of thereceiver circuit 212′ through the above-mentioned ground plane, bus or trace 82 or 821, as shown inFIGS. 1C , 2C and 3C, over thepassivation layer 5. The above-mentioned ground plane, bus or trace 82 or 821 may contain a patterned circuit layer over the patterned circuit layers 831 and/or 832 of the thick and wide signal trace, bus orplane 83 as shown inFIGS. 7B-7D . Alternatively, the thick and wide signal trace, bus orplane 83 as shown inFIGS. 7B-7D may contain a patterned circuit layer over that of the above-mentioned ground plane, bus ortrace 82. - Referring to
FIG. 5R , the node P of the regulator orconverter 41 can be connected to the sources of thePMOS transistors memory cell 215, the sources of thePMOS transistors sense amplifier 214, the sources of thePMOS transistors 2901′ and 2902′ of thelatch circuit 217′ and the sources of thePMOS transistors 2104′ and 2104 of theinternal receiver 212′ through the above-mentioned power plane, bus ortrace FIGS. 1B , 1C, 2B, 2C, 3B, 3C and 3D, over thepassivation layer 5. The above-mentioned power plane, bus ortrace plane 83 as shown inFIGS. 7B-7D . Alternatively, the thick and wide signal trace, bus orplane 83 as shown inFIGS. 7B-7D may contain a patterned circuit layer over that of the above-mentioned power plane, bus ortrace 81. The node Rs of the regulator orconverter 41 can be connected to the sources of theNMOS transistors memory cell 215, the sources of theNMOS transistors sense amplifier 214, the sources of theNMOS transistors 2903′ and 2904′ of thelatch circuit 217′ and the sources of theNMOS transistors 2103′ and 2103 of theinternal receiver 212′ through the above-mentioned ground plane, bus or trace 82 or 821, as shown inFIGS. 1C , 2C and 3C, over thepassivation layer 5. The above-mentioned ground plane, bus or trace 82 or 821 may contain a patterned circuit layer over the patterned circuit layers 831 and/or 832 of the thick and wide signal trace, bus orplane 83 as shown inFIGS. 7B-7D . Alternatively, the thick and wide signal trace, bus orplane 83 as shown inFIGS. 7B-7D may contain a patterned circuit layer over that of the above-mentioned ground plane, bus ortrace 82. - Referring to
FIG. 5S , another important application of the thick metal line, trace orplane 83 over thepassivation layer 5 may be used to transport a precise analog signal. The thick metal line, trace orplane 83 has low resistance and capacitance per unit length characteristics and thereby offers a low signal distortion of analog signals.FIG. 5S shows a circuit design with an over-passivation metal bus, trace orline 83 connecting multipleanalog circuits FIG. 5B except that theinternal circuits line 83 over thepassivation layer 5 connects theanalog circuits analog circuit 21 can be transmitted to the input node Ui′ of theinternal circuit 22 through the fine-line metal structure 631 under thepassivation layer 5, then through the thick metal bus, trace orplane 83 over thepassivation layer 5, and then through the fine-line metal structures passivation layer 5. An analog signal output from the output node Yo of theanalog circuit 21 can be transmitted to the input node Vi′ of theinternal circuit 23 through the fine-line metal structure 631 under thepassivation layer 5, then through the thick metal bus, trace orplane 83 over thepassivation layer 5, and then through the fine-line metal structures passivation layer 5. An analog signal output from the output node Yo of theanalog circuit 21 can be transmitted to the input node Wi′ of theinternal circuit 24 through the fine-line metal structure 631 under thepassivation layer 5, then through the thick metal bus, trace orplane 83 over thepassivation layer 5, and then through the fine-line metal structure 634 under thepassivation layer 5. - The
analog circuits FIG. 5T shows a case where theinternal circuit 21 inFIG. 5S is anoperational amplifier 218 with an output node Yo connected to the metal interconnection lines or traces 83 over thepassivation layer 5. Theoperational amplifier 218 is designed based on a CMOS technology, referring to “CMOS Digital Circuit Technology” by M. Shoji, published by Prentice-Hall, Inc, New Jersey in 1987. Differential analog signals can be input into two input nodes Yi+ and Yi-of adifferential circuit 219 provided in theoperational amplifier 218 and with two n-MOS transistors MOS transistors MOS transistors MOS transistors MOS transistor 2132 that is controlled by a voltage at thenode 2138 determined by resistance of aresistor 2134. The output of thedifferential circuit 219 at the drains of the n-channel MOS transistor 2127 and the p-channel MOS transistor 2128 is connected to a gate of an n-channel MOS transistor 2135 and to atop electrode 21331 of thecapacitor 2133. An output node Yo is at abottom electrode 21332 of thecapacitor 2133, at the drain of the n-channel MOS transistor 2135, and at a drain of the p-channel MOS transistor 2136. The p-MOS transistor 2136 is controlled by a voltage at thenode 2138 determined by resistance of aresistor 2134. Thereby, the voltage at the output node Yo is controlled by what degree the n-MOS transistor 2135 is turned on and by the output of thedifferential circuit 219. Thecapacitor 2133 are often used for an analog circuit, and are usually formed by a MOS capacitor (using the poly gate and the silicon substrate as two electrodes of the capacitor 2133), or a poly-to-poly capacitor (using a first poly silicon and a second poly silicon as two electrodes of the capacitor 2133). Thecapacitor 2133 may have a function to reduce a noise input from the input nodes Yi+ and Yi−. Theresistor 2134 is also often used for an analog circuit, and is usually provided by an impurity-doped diffusion area with doping density of 1015-1017/cm3, such as n well or p well, or of 1019-1021/cm3, such as N+ diffusion or P+ diffusion, in the silicon substrate, and/or an impurity-doped poly silicon. The circuit shown inFIG. 5T can output a voltage Yo proportionally amplifying the differential value of the input voltages Yi+ and Yi−. - The thick metal bus, trace or
plane FIGS. 5B-5Z can be realized by forming thecircuit metal layers 831 and/or 832 and the polymer layers 95, 98 and/or 99 shown inFIGS. 7B-7D , or by forming thecircuit metal layers 801 and/or 802 and the polymer layers 95, 97, 98 and/or 99 shown inFIGS. 15A-21K . - The technology of forming the coarse metal conductor provides other advantages for the IC chip. The technology of manufacturing the coarse trace, bus or
plane passivation layer 5 may comprises gold, copper, silver, palladium, rhodium, platinum, ruthenium, or nickel. Various kinds of contacting structures such as solder bumps, solder pads, solder balls, Au bumps, gold pads, Pd pads, Al pads, or wire bonding pads can be formed on the coarse trace, bus orplane 83 to connect the IC chip to an external circuitry easily. InFIGS. 5B , 5K, 5S, 7B, 7C and 7D, the thick metal trace, bus orplane 83 over thepassivation layer 5 are used to transport signals input to or output from theinternal circuits internal circuits plane 83 over thepassivation layer 5. Yet, an IC chip may be connected to and communicated with an external circuit. When a signal is transmitted to external circuits or components, some off-chip circuitry is required to (1) drive the large current load of external circuits, parasitics or components, (2) detect noisy signals from the external circuits or components, and (3) prevent the internal circuits from being damaged by the surge electrical stimulus from external circuits or components. -
FIGS. 8B , 9B and 10B depict a schematic architecture according to a third preferred embodiment of the present invention.FIG. 8B shows a circuit diagram according to a third preferred embodiment of the present invention.FIG. 9B shows a top view realizing the circuit diagram ofFIG. 8B .FIG. 10B shows a cross-sectional view realizing the circuit diagram ofFIG. 8B . - Referring to
FIGS. 8B , 9B and 10B, the off-chip I/O circuit 42 is connected to the output node of theinternal circuit 21 and to the input nodes of theinternal circuits metal bump 89 for being connected to an external circuit may be formed on a redistributedpad 8310. The redistributedmetal trace 83 r over thepassivation layer 5 connects the redistributedpad 8310 to theoriginal pad 6390 exposed by anopening 539 in thepassivation layer 5, wherein the position of the redistributedpad 8310 from a top perspective view is different from that of theoriginal pad 6390. Theoriginal pad 6390 is connected to the I/O circuit 42 and to theESD circuit 43. A signal may be transmitted from theinternal circuit 21 to an external circuitry through the thick metal bus, trace orplane 83, then through the off-chip I/O circuit 42, and then through the thick metal bus, trace orplane 83 r; a signal may be transmitted from an external circuit to theinternal circuits plane 83 r, through the off-chip I/O circuit 42 and then through the thick metal bus, trace orplane 83; a signal may be transmitted from theinternal circuit 21 to theinternal circuits plane 83. - The shape of the
openings openings openings openings openings openings openings openings openings openings openings openings polymer layer 95 having a width of between 20 and 100 microns. - Alternatively, referring to
FIG. 8C , theelement 42 may be an off-chip receiver. The off-chip receiver 42 is connected to the input nodes of theinternal circuits plane 83. - Alternatively, referring to
FIG. 8G , theelement 42 may be an off-chip driver. The off-chip driver 42 is connected only to the output nodes of theinternal circuits plane 83. -
FIGS. 8B and 8C show a simplified circuitry diagram where athick metal trace 83 over apassivation layer 5 connects an off-chip I/O circuit 42, such as external driver or external receiver, andinternal circuits FIG. 9B shows a top view of a semiconductor chip realizing the circuitry shown inFIGS. 8B and 8C , whereincoarse traces FIG. 9B mean the traces formed over thepassivation layer 5, andfine traces FIG. 9B mean the traces formed under thepassivation layer 5.FIG. 10B shows a cross-sectional view of a semiconductor chip realizing the circuitry shown inFIGS. 8B and 8C .FIG. 9B shows a top view of the semiconductor chip shown inFIG. 10B .FIGS. 8B , 9B, 10B, 10C, 10D and 10E show the circuitry architecture of the invention using the two hierarchies of the fine-lineIC metal structures passivation layer 5 and the coarse metal traces 83, 831, 832 and 83 r over thepassivation layer 5, with the consideration of whole chip design of the internal and external circuit connection. - Referring to
FIGS. 8B , 9B and 10B, theinternal circuit 21 may output a signal to otherinternal circuits plane 83 over thepassivation layer 5, as described inFIGS. 5B-5J and 5S-5T, and, besides, theinternal circuit 21 may output a signal to an external circuit through, in sequence, the fine-line metal trace 631 under thepassivation layer 5, thethick metal trace 83 over thepassivation layer 5, the fine-line metal trace 639′ under thepassivation layer 5, the I/O circuit 42, such as external driver, the fine-line metal trace 69 under thepassivation layer 5, the redistributedtrace 83 r over thepassivation layer 5 and themetal bump 89 on the redistributedtrace 83 r. - Referring to
FIGS. 8C , 9B and 10B, a signal output from theinternal circuit 24 may be transmitted to theinternal circuit 21 through the thick metal bus, trace orplane 83′ over thepassivation layer 5, as described inFIGS. 5K-5R , and, besides, a signal output from an external circuit may be transmitted to theinternal circuit 21 through themetal bump 89, the redistributedtrace 83 r, the fine-line metal trace 69 under thepassivation layer 5, the I/O circuit 42, such as external receiver, the fine-line metal trace 639′ under thepassivation layer 5, the thick metal bus, trace orplane 83′ over thepassivation layer 5 and the fine-line metal trace 631′ under thepassivation layer 5. A signal output from theinternal circuit 24 may be transmitted to theinternal circuit 22 through the thick metal bus, trace orplane 83′ over thepassivation layer 5, as described inFIGS. 5K-5R , and, besides, a signal output from an external circuit may be transmitted to theinternal circuit 22 through themetal bump 89, the redistributedtrace 83 r, the fine-line metal trace 69 under thepassivation layer 5, the I/O circuit 42, such as external receiver, the fine-line metal trace 639′ under thepassivation layer 5, the thick metal bus, trace orplane 83′ over thepassivation layer 5, the fine-line metal trace 632 a′ and 632 b′ under thepassivation layer 5. A signal output from theinternal circuit 24 may be transmitted to theinternal circuit 23 through the thick metal bus, trace orplane 83′ over thepassivation layer 5, as described inFIGS. 5K-5R , and, besides, a signal output from an external circuit may be transmitted to theinternal circuit 23 through themetal bump 89, the redistributedtrace 83 r, the fine-line metal trace 69 under thepassivation layer 5, the I/O circuit 42, such as external receiver, the fine-line metal trace 639′ under thepassivation layer 5, the thick metal bus, trace orplane 83′ over thepassivation layer 5, the fine-line metal trace 632 a′ and 632 c′ under thepassivation layer 5. - In this embodiment, referring to
FIGS. 8B and 8C , a signal transmitted through the thick metal bus, trace orplane passivation layer 5 in theinternal scheme 200 can be transmitted to or from the external circuit (not shown) through an off-chip scheme 40 including an I/O circuit 42, such external driver orreceiver 42, and an ESD (electro static discharge)circuit 43. TheESD circuit 43 is connected in parallel with the I/O circuit 42 through thetrace 69 under thepassivation layer 5. The redistributedmetal trace 83 r can be used for redistribution of the IC fine-line metal (I/O)pads 6390 inFIG. 10B , relocated to a different location, for example anover-passivation metal pads 8310 inFIG. 10B , resulting in readily being connected to an external circuit, such as another semiconductor chip, ball-grid-array (BGA) substrate or ceramic substrate through themetal bump 89 or through a wirebonded wire bonded onto thepad 8310, to a flexible substrate through themeal bump 89 preferably including a gold layer having a thickness of between 7 and 25 micrometers using a gold-to-gold bonding technology or using a gold-to-tin bonding technology, or to a glass substrate through themeal bump 89 preferably including a gold layer having a thickness of between 7 and 25 micrometers via an anisotropic conductive film (ACF) or anisotropic conductive paste ACP. The redistributed metal line, trace orplane 83 r can be formed during forming theover-passivation interconnection scheme 83. - Referring to
FIG. 11F , the off-chip circuitry 40, inFIGS. 8B and 8C , for being connected to the external circuitry may include anESD circuit 43, composed of twodiodes O circuit 42. - In a first aspect, the I/
O circuit 42 may be an off-chip driver 421, as shown inFIG. 11A , in application to the circuit architecture shown inFIG. 8B , having an input node F connected to theinternal circuits 20 through the thick andwide circuit trace 83, and an output node E connected, in parallel with theESD circuit 43, to themetal bump 89.FIG. 11A shows an example of a two-stage cascade off-chip driver 421, CMOS cascade driver. The cascade driver may comprise several stages of inverters. The off-chip driver 421 may include twoinverters 421′ and 421″, wherein theinverter 421′ is composed of anNMOS device 4201 and aPMOS device 4202, and theinverter 421″ is composed of anNMOS device 4203 and aPMOS device 4204. The gates of thePMOS device 4202 and theNMOS device 4201 serve as the input node F, and 4 the drains of thePMOS device 4204 and theNMOS device 4203 serve as the output node E. The drains of thePMOS device 4202 and theNMOS device 4201 are connected to the gates of thePMOS device 4204 and theNMOS device 4203. - Referring to
FIG. 11A , the above-mentioned power plane, bus ortrace FIGS. 1B , 1C, 2B, 2C, 3B, 3C and 3D, over thepassivation layer 5 can connect the node P of the regulator orconverter 41 and the sources of thePMOS devices trace plane 83 as shown inFIGS. 10B-10D and 10G. Alternatively, the thick and wide signal trace, bus orplane 83 as shown inFIGS. 10B-10D and 10G may contain a patterned circuit layer over that of the above-mentioned power plane, bus ortrace 81. The above-mentioned ground plane, bus or trace 82 or 821, as shown inFIGS. 1C , 2C and 3C, over thepassivation layer 5 can connect the node Rs of the regulator orconverter 41 and the sources of theNMOS devices plane 83 as shown inFIGS. 10B-10E and 10G. Alternatively, the thick and wide signal trace, bus orplane 83 as shown inFIGS. 10B-10E and 10G may contain a patterned circuit layer over that of the above-mentioned ground plane, bus ortrace 82. - The
first stage 421′ of the off-chip driver inFIG. 11A is an inverter with theNMOS device 4201 having a ratio of a physical channel width thereof to a physical channel length thereof greater than those of all NMOS devices in theinternal circuits 20 connected to the input node F of the off-chip driver 421, and with thePMOS device 4202 having a ratio of a physical channel width thereof to a physical channel length thereof greater than those of all PMOS devices in theinternal circuits 20 connected to the input node F of the off-chip driver 421. TheNMOS transistor 4203 may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 20 to 20,000, and preferably ranging from 30 to 300. ThePMOS transistor 4204 may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 40 to 40,000, and preferably ranging from 60 to 600. The output current of an off-chip driver 421 is proportional to the number of stages and the size (W/L, MOS transistor's channel width to length ratio, more precisely, the MOS effective channel width to effective channel length ratio) of transistors used in each stage of the off-chip driver. The off-chip driver 421 may output a driving current of between 5 mA and 5 A and, preferably, between 10 mA and 100 mA. - Provided that the off-
chip driver 421 shown inFIG. 11A is applied to the circuit architecture shown inFIG. 8B for a power management chip, theNMOS transistor 4203 of the off-chip driver 421 may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 2,000 to 200,000, and preferably ranging from 2,000 to 20,000. ThePMOS transistor 4204 may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 4,000 to 400,000, and preferably ranging from 4,000 to 40,000. The off-chip driver 421 may output a driving current of between 500 mA and 50 A and, preferably, between 500 mA and 5 A. - In a second aspect, the I/
O circuit 42 may be an off-chip receiver 422, as shown inFIG. 11B , in application to the circuit architecture shown inFIG. 8C , having an output node F connected to theinternal circuits wide circuit trace 83, and an input node E connected, in parallel with theESD circuit 43, to themetal bump 89.FIG. 11B shows an example of a two-stage cascade off-chip receiver 422, CMOS cascade receiver. The off-chip receiver 422 may receive a signal from an external circuitry through themetal bump 89 and output an amplified signal to theinternal circuits bus 83′. Thefirst stage 422′, close to the external circuitry, of the off-chip receiver 422 is an inverter having anNMOS device 4205 and aPMOS device 4206 with a size designed to detect a noisy external signal. The first stage receives a noisy signal at point E from the external circuits or components, such as signal from another chip. Thesecond stage 422″ of the off-chip receiver 422 is also an inverter except that it is formed by a larger size ofNMOS device 4207 andPMOS device 4208. The second stage of the inverter is used to restore the integrity of the noisy external signal for the internal circuit. The gates of thePMOS device 4205 and theNMOS device 4206 serve as the input node E, and the drains of thePMOS device 4208 and theNMOS device 4207 serve as the output node F. The drains of thePMOS device 4206 and theNMOS device 4205 are connected to the gates of thePMOS device 4208 and theNMOS device 4207. - Referring to
FIG. 11B , the above-mentioned power plane, bus ortrace FIGS. 1B , 1C, 2B, 2C, 3B, 3C and 3D, over thepassivation layer 5 can connect the node P of the regulator orconverter 41 and the sources of thePMOS devices trace plane 83 as shown inFIGS. 10B-10D and 10G. Alternatively, the thick and wide signal trace, bus orplane 83 as shown inFIGS. 10B-10D and 10G may contain a patterned circuit layer over that of the above-mentioned power plane, bus ortrace 81. The above-mentioned ground plane, bus or trace 82 or 821, as shown inFIGS. 1C , 2C and 3C, over thepassivation layer 5 can connect the node Rs of the regulator orconverter 41 and the sources of theNMOS devices plane 83 as shown inFIGS. 10B-10E and 10G. Alternatively, the thick and wide signal trace, bus orplane 83 as shown inFIGS. 10B-10E and 10G may contain a patterned circuit layer over that of the above-mentioned ground plane, bus ortrace 82. - The
first stage 422′ of the off-chip receiver inFIG. 1B is an inverter with theNMOS device 4205 having a ratio of a physical channel width thereof to a physical channel length thereof greater than those of all NMOS devices in theinternal circuits 20 connected to the output node F of the off-chip receiver 422, and with thePMOS device 4206 having a ratio of a physical channel width thereof to a physical channel length thereof greater than those of all PMOS devices in theinternal circuits 20 connected to the output node F of the off-chip receiver 422. TheNMOS transistor 4207 may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 10 to 20,000, and preferably ranging from 10 to 300. ThePMOS transistor 4208 may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 20 to 40,000, and preferably ranging from 20 to 600. The off-chip receiver 422 may output a driving current of between 2 mA and 5 A and, preferably, between 3 mA and 100 mA. - Provided that the off-
chip receiver 422 shown inFIG. 11B is applied to the circuit architecture shown inFIG. 8C for a power management chip, theNMOS transistor 4207 of the off-chip receiver 422 may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 10 to 20,000, and preferably ranging from 10 to 300. ThePMOS transistor 4208 may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 20 to 40,000, and preferably ranging from 20 to 600. The off-chip receiver 422 may output a driving current of between 150 mA and 50 A and, preferably, between 150 mA and 5 A. - In a third aspect, the I/
O circuit 42 may be atri-state buffer 423, as shown inFIG. 11C , in application to the circuit architecture shown inFIG. 8B , having an input node F connected to theinternal circuits 20 through the thick andwide circuit trace 83, and an output node E, in parallel with theESD circuit 43, connected to themetal bump 89.FIG. 11C shows an example of an off-chiptri-state buffer 423; as an off-chip driver, a common design in IC chips to allow multiple logic gates to drive the same output, such as a bus. Thetri-state buffer 423, serving as an off-chip driver, may include twoPMOS devices NMOS devices PMOS device 4210 and theNMOS device 4209 serve as the input node F, and the drains of thePMOS device 4212 and theNMOS device 4211 serve as the output node E. The drain of thePMOS device 4210 is connected to the source of thePMOS device 4212. The drain of theNMOS device 4209 is connected to the source of theNMOS device 4211. Thetri-state buffer 423 may have a switch function controlled by an Enable signal transmitted to the gate of theNMOS device 4211 and an Enable(bar) signal transmitted to the gate of thePMOS device 4212. The off-chip tri-state buffer inFIG. 11C can be viewed as a gated inverter. When the enabling signal En is high (En is low), the off-chip tri-state buffer outputs a signal to an external circuit. When the signal En is set at low (En is high), no signal will be output to an external circuit. The off-chiptri-state buffer 423 is set to drive the external data bus. - Referring to
FIG. 11C , the above-mentioned power plane, bus ortrace FIGS. 1B , 1C, 2B, 2C, 3B, 3C and 3D, over thepassivation layer 5 can connect the node P of the regulator orconverter 41 and the source of thePMOS device 4210. The above-mentioned power plane, bus ortrace plane 83 as shown inFIGS. 10B-10D and 10G. Alternatively, the thick and wide signal trace, bus orplane 83 as shown inFIGS. 10B-10D and 10G may contain a patterned circuit layer over that of the above-mentioned power plane, bus ortrace 81. The above-mentioned ground plane, bus or trace 82 or 821, as shown inFIGS. 1C , 2C and 3C, over thepassivation layer 5 can connect the node Rs of the regulator orconverter 41 and the source of theNMOS device 4209. The above-mentioned ground plane, bus or trace 82 or 821 may contain a patterned circuit layer over the patterned circuit layers 831 and/or 832 of the thick and wide signal trace, bus orplane 83 as shown inFIGS. 10B-10E and 10G. Alternatively, the thick and wide signal trace, bus orplane 83 as shown inFIGS. 10B-10E and 10G may contain a patterned circuit layer over that of the above-mentioned ground plane, bus ortrace 82. - The
NMOS transistors PMOS transistors tri-state buffer 423 may output a driving current of between 5 mA and 5 A and, preferably, between 10 mA and 100 mA. - Provided that the
tri-state buffer 423 shown inFIG. 11A is applied to the circuit architecture shown inFIG. 8B for a power management chip, theNMOS transistors tri-state buffer 423 may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 2,000 to 200,000, and preferably ranging from 2,000 to 20,000. ThePMOS transistors tri-state buffer 423 may output a driving current of between 500 mA and 50 A and, preferably, between 500 mA and 5 A. - In a fourth aspect, the I/
O circuit 42 may be atri-state buffer 423, as shown inFIG. 11E , in application to the circuit architecture shown inFIG. 8C , having an output node F connected to theinternal circuits wide circuit trace 83′, and an input node E, in parallel with theESD circuit 43, connected to themetal bump 89.FIG. 11E shows an example of an off-chiptri-state buffer 423, as an off-chip receiver. Thetri-state buffer 423, serving as an off-chip receiver, may include twoPMOS devices NMOS devices PMOS device 4210 and theNMOS device 4209 serve as the input node E, and the drains of thePMOS device 4212 and theNMOS device 4211 serve as the output node F. The drain of thePMOS device 4210 is connected to the source of thePMOS device 4212. The drain of theNMOS device 4209 is connected to the source of theNMOS device 4211. Thetri-state buffer 423 may have a switch function controlled by an Enable signal transmitted to the gate of theNMOS device 4211 and an Enable(bar) signal transmitted to the gate of thePMOS device 4212. When the enabling signal En is high (En is low), the off-chip tri-state buffer outputs a signal to theinternal circuits 20. When the signal En is set at low (En is high), no signal will be output to theinternal circuits 20. - Referring to
FIG. 11E , the above-mentioned power plane, bus ortrace FIGS. 1B , 1C, 2B, 2C, 3B, 3C and 3D, over thepassivation layer 5 can connect the node P of the regulator orconverter 41 and the source of thePMOS device 4210. The above-mentioned power plane, bus ortrace plane 83 as shown inFIGS. 10B-10D and 10G. Alternatively, the thick and wide signal trace, bus orplane 83 as shown inFIGS. 10B-10D and 10G may contain a patterned circuit layer over that of the above-mentioned power plane, bus ortrace 81. The above-mentioned ground plane, bus or trace 82 or 821, as shown inFIGS. 1C , 2C and 3C, over thepassivation layer 5 can connect the node Rs of the regulator orconverter 41 and the source of theNMOS device 4209. The above-mentioned ground plane, bus or trace 82 or 821 may contain a patterned circuit layer over the patterned circuit layers 831 and/or 832 of the thick and wide signal trace, bus orplane 83 as shown inFIGS. 10B-10E and 10G. Alternatively, the thick and wide signal trace, bus orplane 83 as shown inFIGS. 10B-10E and 10G may contain a patterned circuit layer over that of the above-mentioned ground plane, bus ortrace 82. - The
NMOS transistors PMOS transistors tri-state buffer 423 may output a driving current of between 5 mA and 5 A and, preferably, between 10 mA and 100 mA. - Provided that the
tri-state buffer 423 shown inFIG. 1E is applied to the circuit architecture shown inFIG. 8C for a power management chip, theNMOS transistors tri-state buffer 423 may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 2,000 to 200,000, and preferably ranging from 2,000 to 20,000. ThePMOS transistors tri-state buffer 423 may output a driving current of between 500 mA and 50 A and, preferably, between 500 mA and 5 A. - There may be various off-chip input and output buffers. The above examples are for the CMOS level signals. If the external signal is a transistor-transistor logic (TTL) level, a CMOS/TTL buffer is required. If the external signal is an emitter coupled logic (ECL) level, a CMOS/ECL interface buffer is required. One or more stages of inverters can be added between the
internal circuits 20 and the off-chiptri-state buffer 423 serving as an off-chip driver as shown inFIG. 11C or as an off-chip receiver as shown inFIG. 11E . - In a fifth aspect, the off-chip I/
O circuit 42 may be an off-chip driver 421 composed of a first level ofinverter 421′ and a second level ofinverters 421″, as shown inFIG. 11D , in application to the circuit architecture shown inFIG. 8B , wherein the first level ofinverter 421′ is connected in series to the second level ofinverters 421″, and the second level ofinverters 421″ are connected in parallel with one another to the first level ofinverter 421′.FIG. 8E shows a circuitry diagram with the off-driver 421 ofFIG. 11D applied to the circuit architecture shown inFIG. 8C .FIG. 9C shows a top perspective view realizing the circuit diagram ofFIG. 8E .FIG. 10H shows a chip structure realizing the circuit diagram ofFIG. 8E . The off-chip driver 421 has an input node F connected to theinternal circuits 20 through the thick andwide circuit trace 83, and an output node E connected, in parallel with theESD circuit 43, to themetal bump 89. The gates of the PMOS device and the NMOS device in the first level ofinverter 421′ serve as the input node F, and the drains of the PMOS devices and the NMOS devices in the second level ofinverters 421″ serve as the output node E. The drains of the PMOS device and the NMOS device in the first level ofinverter 421′ are connected to the gates of the PMOS devices and the NMOS devices in the second level ofinverters 421″ through a thick and wide metal trace orbus 83 s over thepassivation layer 5. The drains of the PMOS devices and the NMOS devices in the second level ofinverters 421″ are connected to themetal bump 89 through a thick and wide metal trace orbus 83 r over thepassivation layer 5. A patternedcircuit layer 831 formed on thepolymer layer 95, such as polyimide, having a thickness of between 2 and 30 micrometers may be composed of the thick and wide metal traces orbuses buses FIG. 10H . - Alternatively, multiple patterned circuit layers and multiple polymer layers may be formed over the
passivation layer 5, one of the polymer layers is between neighboring two of the patterned circuit layers. The thick and wide metal traces orbuses 83 s may be formed in the lower one of the patterned circuit layers, and the thick and wide metal traces orbuses 83 s may be formed in the upper one of the patterned circuit layers and over the thick and wide metal traces orbuses 83 s. The thick and wide metal traces orbuses 83 may have a portion in the lower one of the patterned circuit layers and another portion in the upper one of the patterned circuit layers. - Referring to
FIG. 11D , the above-mentioned power plane, bus ortrace FIGS. 1B , 1C, 2B, 2C, 3B, 3C and 3D, over thepassivation layer 5 can connect the node P of the regulator orconverter 41 to the source of the PMOS device in the first level ofinverter 421′ and to the sources of the PMOS devices in the second level ofinverter 421″. The above-mentioned power plane, bus ortrace circuit layer 831 of the thick and wide signal trace, bus orplane 83 as shown inFIG. 10H . Alternatively, the thick and wide signal trace, bus orplane 83 as shown inFIG. 10H may contain a patterned circuit layer over that of the above-mentioned power plane, bus ortrace 81. The above-mentioned ground plane, bus or trace 82 or 821, as shown inFIGS. 1C , 2C and 3C, over thepassivation layer 5 can connect the node Rs of the regulator orconverter 41, the source of the NMOS device in the first level ofinverter 421′, and the sources of the NMOS devices in the second level ofinverters 421″. The above-mentioned ground plane, bus or trace 82 or 821 may contain a patterned circuit layer over the patternedcircuit layer 831 of the thick and wide signal trace, bus orplane 83 as shown inFIG. 10H . Alternatively, the thick and wide signal trace, bus orplane 83 as shown inFIG. 10H may contain a patterned circuit layer over that of the above-mentioned ground plane, bus ortrace 82. - Each of the NMOS transistors in the second level of
inverters 421″ may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 20 to 20,000, and preferably ranging from 30 to 300, greater than that of NMOS transistor in thefirst level inverter 421′ by between 1.5 times and 5 times, and preferably by natural exponential times. Each of the PMOS transistors in the second level ofinverters 421″ may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 40 to 40,000, and preferably ranging from 60 to 600, greater than that of PMOS transistor in thefirst level inverter 421′ by between 1.5 times and 5 times, and preferably by natural exponential times. The off-chip driver 421 may output a driving current of between 5 mA and 5 A and, preferably, between 10 mA and 100 mA to an external circuit through themetal bump 89. - Provided that the off-
chip driver 421 shown inFIG. 11D is applied to the circuit architecture shown inFIG. 8B for a power management chip, each of the NMOS transistors in the second level ofinverters 421″ may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 2,000 to 200,000, and preferably ranging from 2,000 to 20,000. Each of the PMOS transistors in the second level ofinverters 421″ may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 4,000 to 400,000, and preferably ranging from 4,000 to 40,000. The off-chip driver 421 may output a driving current of between 500 mA and 50 A and, preferably, between 500 mA and 5 A to an external circuit through themetal bump 89. - In a sixth aspect, the off-chip I/
O circuit 42 may be an off-chip driver 421 composed of a first level ofinverter 421′, a second level ofinverters 421″, a third level ofinverter 421′″ and a fourth level ofinverter 421′″, as shown inFIG. 11G , in application to the circuit architecture shown inFIG. 8B , wherein the first level ofinverter 421′ is connected in series to the second level ofinverters 421″, the second level ofinverter 421″ is connected in series to the third level ofinverters 421′″, and the third level ofinverter 421′ is connected in series to the fourth level ofinverters 421″″.FIG. 8F shows a circuitry diagram with the off-driver 421 ofFIG. 11G applied to the circuit architecture shown inFIG. 8C .FIG. 9D shows a top perspective view realizing the circuit diagram ofFIG. 8F .FIG. 10I shows a chip structure realizing the circuit diagram ofFIG. 8F . The off-chip driver 421 has an input node F connected to theinternal circuits 20 through the thick andwide circuit trace 83, and an output node E connected, in parallel with theESD circuit 43, to themetal bump 89. The gates of the PMOS device and the NMOS device in the first level ofinverter 421′ serve as the input node F, and the drains of the PMOS device and the NMOS device in the fourth level ofinverter 421″″ serve as the output node E. The drains of the PMOS device and the NMOS device in the first level ofinverter 421′ are connected to the gates of the PMOS device and the NMOS device in the second level ofinverter 421″ through a fine-line metal trace or bus under thepassivation layer 5. The drains of the PMOS device and the NMOS device in the second level ofinverter 421″ are connected to the gates of the PMOS device and the NMOS device in the third level ofinverter 421′″ through a fine-line metal trace or bus under thepassivation layer 5. The drains of the PMOS device and the NMOS device in the third level ofinverter 421′″ are connected to the gates of the PMOS device and the NMOS device in the fourth level ofinverter 421″″ through a fine-line metal trace or bus under thepassivation layer 5. The drains of the PMOS device and the NMOS device in the fourth level ofinverters 421″″ are connected to themetal bump 89 through the thick and wide metal trace orbus 83 r over thepassivation layer 5. A patternedcircuit layer 831 formed on thepolymer layer 95, such as polyimide, having a thickness of between 2 and 30 micrometers may be composed of the thick and wide metal traces orbuses buses FIG. 10I . - Referring to
FIG. 11G , the above-mentioned power plane, bus ortrace FIGS. 1B , 1C, 2B, 2C, 3B, 3C and 3D, over thepassivation layer 5 can connect the node P of the regulator orconverter 41 to the source of the PMOS device in the first level ofinverter 421′, to the source of the PMOS device in the second level ofinverter 421″, to the source of the PMOS device in the third level ofinverter 421′″ and to the source of the PMOS device in the fourth level ofinverter 421″″. The above-mentioned power plane, bus ortrace circuit layer 831 of the thick and wide signal trace, bus orplane 83 as shown inFIG. 10I . Alternatively, the thick and wide signal trace, bus orplane 83 as shown inFIG. 10I may contain a patterned circuit layer over that of the above-mentioned power plane, bus ortrace 81. The above-mentioned ground plane, bus or trace 82 or 821, as shown inFIGS. 1C , 2C and 3C, over thepassivation layer 5 can connect the node Rs of the regulator orconverter 41, the source of the NMOS device in the first level ofinverter 421′, the source of the NMOS device in the second level ofinverter 421″, the source of the NMOS device in the third level ofinverter 421′″, and the source of the NMOS device in the fourth level ofinverter 421″″. The above-mentioned ground plane, bus or trace 82 or 821 may contain a patterned circuit layer over the patternedcircuit layer 831 of the thick and wide signal trace, bus orplane 83 as shown inFIG. 10I . Alternatively, the thick and wide signal trace, bus orplane 83 as shown inFIG. 10I may contain a patterned circuit layer over that of the above-mentioned ground plane, bus ortrace 82. - The NMOS transistor in the fourth level of
inverter 421″″ may have a ratio of a physical channel width thereof to a physical channel length thereof greater than that of the NMOS transistor in the third level ofinverter 421′″ by between 1.5 and 5 times, and preferably by natural exponential times, that is greater than that of the NMOS transistor in the second level ofinverter 421″ by between 1.5 and 5 times, and preferably by natural exponential times, that is greater than that of the NMOS transistor in the first level ofinverter 421′ by between 1.5 and 5 times, and preferably by natural exponential times. The PMOS transistor in the fourth level ofinverter 421″″ may have a ratio of a physical channel width thereof to a physical channel length thereof greater than that of the PMOS transistor in the third level ofinverter 421′″ by between 1.5 and 5 times, and preferably by natural exponential times, that is greater than that of the PMOS transistor in the second level ofinverter 421″ by between 1.5 and 5 times, and preferably by natural exponential times, that is greater than that of the PMOS transistor in the first level ofinverter 421′ by between 1.5 and 5 times, and preferably by natural exponential times. The off-chip driver 421 may output a driving current of between 5 mA and 5 A and, preferably, between 10 mA and 100 mA to an external circuit through themetal bump 89. - The NMOS transistor in the fourth level of
inverter 421″″ may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 20 to 20,000, and preferably ranging from 30 to 300. The PMOS transistor in the fourth level ofinverter 421″″ may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 40 to 40,000, and preferably ranging from 60 to 600. The NMOS transistor in the third level ofinverter 421′″ may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 7 to 7,000, and preferably ranging from 10 to 100. The PMOS transistor in the third level ofinverter 421′″ may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 13 to 13,000, and preferably ranging from 20 to 200. The NMOS transistor in the second level ofinverter 421″ may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 2 to 2,000, and preferably ranging from 3 to 30. The PMOS transistor in the second level ofinverter 421″ may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 4 to 4,000, and preferably ranging from 6 to 70. - Provided that the off-
chip driver 421 shown inFIG. 11D is applied to the circuit architecture shown inFIG. 8B for a power management chip, the NMOS transistor in the fourth level ofinverter 421″″ may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 2,000 to 200,000, and preferably ranging from 2,000 to 20,000. The PMOS transistor in the fourth level ofinverter 421″″ may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 4,000 to 400,000, and preferably ranging from 4,000 to 40,000. The NMOS transistor in the third level ofinverter 421′″ may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 700 to 70,000, and preferably ranging from 700 to 7,000. The PMOS transistor in the third level ofinverter 421′″ may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 1,300 to 130,000, and preferably ranging from 1,300 to 13,000. The NMOS transistor in the second level ofinverter 421″ may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 230 to 23,000, and preferably ranging from 230 to 2,300. The PMOS transistor in the second level ofinverter 421″ may have a ratio of a physical channel width thereof to a physical channel length thereof ranging from 400 to 40,000, and preferably ranging from 400 to 4,000. The off-chip driver 421 may output a driving current of between 500 mA and 50 A and, preferably, between 500 mA and 5 A to an external circuit through themetal bump 89. - Referring to
FIGS. 8B , 8C, 8E and 8F, the off-chip I/O circuit 42 is connected, in parallel with theESD circuit 43, to themetal bump 89. The detail of theESD circuit 43 may be referred to asFIG. 11F . TheESD circuit 43 is composed of two reverse-biaseddiodes diode 4332, to the cathode of thediode 4331, to the off-chip I/O circuit 42, such as off-chip driver 421 ofFIG. 11A , 11D or 11G, off-chip receiver 422 ofFIG. 11B , ortri-state buffer 423 ofFIG. 11C or 11E, and to themetal bump 89. Thediode 4331 is reverse-biased between an external voltage and the ground voltage Vss, and thediode 4332 is reverse-biased between the external voltage and the power voltage Vdd or Vcc. - Referring to
FIG. 11F , an external power voltage Vdd can be provided to the cathode of thediode 4332 through a power bus or plane over thepassivation layer 5. The above-mentioned ground plane, bus or trace 82 or 821, as shown inFIGS. 1C , 2C and 3C, over thepassivation layer 5 can connect the node Rs of the regulator orconverter 41 and the cathode of thediode 4331. - Thereby, the voltage at the node E can be clamped between the power voltage Vdd input from an external circuit and the ground voltage Vss or between the power voltage Vdd and the ground voltage Vss. When the voltage at the node E suddenly exceeds the power voltage Vdd, a current will discharge from the node E to the external circuit through the
diode 4332. When the voltage at the node E dramatically drop under the ground voltage Vss, a current will flow from the external circuit to the node E through thediode 4331. - Alternatively, the node E in the circuitry diagrams in
FIGS. 8B , 8C, 8E and 8F can be protected bymultiple ESD circuits 43, which can be referred to asFIG. 11H . For example, referring toFIG. 8D , the node E connecting the off-chip driver 42 to themetal bump 89 may be protected bymultiple ESD circuits 43. Each of theESD circuits 43 is composed of two reverse-biaseddiodes diodes 4332, to the cathodes of thediodes 4331, to the off-chip I/O circuit 42, such as off-chip driver 421 ofFIG. 11A , 11D or 11G off-chip receiver 422 ofFIG. 11B , ortri-state buffer 423 ofFIG. 11C or 11E, and to themetal bump 89. Thediodes 4331 are reverse-biased between an external voltage and the ground voltage Vss, and thediodes 4332 are reverse-biased between the external voltage and the power voltage Vdd or Vcc. - Referring to
FIG. 11H , an external power voltage Vdd can be provided to the cathodes of thediodes 4332 through a power bus or plane over thepassivation layer 5. The above-mentioned ground plane, bus or trace 82 or 821, as shown inFIGS. 1C , 2C and 3C, over thepassivation layer 5 can connect the node Rs of the regulator orconverter 41 and the cathodes of thediodes 4331. - Thereby, the voltage at the node E can be clamped between the power voltage Vdd input from an external circuit and the ground voltage Vss. When the voltage at the node E suddenly exceeds the power voltage Vdd, a current will discharge from the node E to the external circuit through the
diodes 4332. When the voltage at the node E dramatically drop under the ground voltage Vss, a current will flow from the external circuit to the node E through thediodes 4331. - In
FIGS. 10B , 10D, 10C; 10H and 10I, there is only one patternedcircuit layer 831, including a portion serving as the above-mentioned thick andwide metal trace 83 and another portion serving as the above-mentioned thick andwide metal trace 83 r, over thepassivation layer 5. The patternedcircuit layer 831 may contain an adhesion/barrier layer, a seed layer on the adhesion/barrier layer, and an electroplatedmetal layer 8312 on the seed layer, the adhesion/barrier layer and the seed layer composing thebottom layer 8311. - Referring to
FIG. 10B , regards to the process for forming the patternedcircuit layer 831, the adhesion/barrier layer may be formed by sputtering a titanium-containing layer, such as titanium layer or a titanium-tungsten-alloy layer, having a thickness between 1000 and 6000 angstroms, sputtering a chromium-containing layer, such as chromium layer, having a thickness between 1000 and 6000 angstroms, or sputtering a tantalum-containing layer, such as tantalum layer or tantalum-nitride layer, having a thickness between 1000 and 6000 angstroms, on a silicon-nitride layer of thepassivation layer 5 and oncontact pads 6390, principally made of aluminum or copper, exposed bymultiple openings passivation layer 5. Thereafter, the seed layer may be formed by sputtering a copper layer having a thickness between 200 and 3000 angstroms on the adhesion/barrier layer of any above-mentioned material or by sputtering a gold layer having a thickness between 200 and 3000 angstroms on the adhesion/barrier layer of any above-mentioned material. Thereafter, a photoresist layer may be formed on the seed layer, multiple openings in the photoresist layer exposing the seed layer. Thereafter, themetal layer 8312 may be formed by electroplating a copper layer having a thickness between 2 and 30 micrometers on the copper layer serving as the seed layer, exposed by the openings in the photoresist layer, by electroplating a copper layer having a thickness between 2 and 30 micrometers on the copper layer serving as the seed layer, exposed by the openings in the photoresist layer and then electroplating a nickel layer having a thickness between 0.5 and 10 micrometers on the electroplated copper layer in the openings in the photoresist layer, by electroplating a copper layer having a thickness between 2 and 30 micrometers on the copper layer serving as the seed layer, exposed by the openings in the photoresist layer, electroplating a nickel layer having a thickness between 0.5 and 10 micrometers on the electroplated copper layer in the openings in the photoresist layer and then electroplating a gold layer, platinum layer, palladium layer or ruthenium layer having a thickness between 0.05 and 2 micrometers on the electroplated nickel layer in the openings in the photoresist layer, or by electroplating a gold layer having a thickness between 2 and 30 micrometers on the gold layer serving as the seed layer, exposed by the openings in the photoresist layer. Thereafter, the photoresist layer may be removed. Thereafter, the seed layer not under themetal layer 8312 is removed using a wet-etching process or using a dry-etching process. Thereafter, the adhesion/barrier layer not under themetal layer 8312 is removed using a wet-etching process or using a dry-etching process. - After the patterned
circuit layer 831 is formed, apolymer layer 99 can be formed by spin-on coating a negative photosensitive polyimide layer, such as ester type, on the patternedcircuit layer 831 and on the nitride layer of thepassivation layer 5, exposing the spin-on coated photosensitive polyimide layer, developing the exposed polyimide layer and then curing the developed polyimide layer at the temperature between 265 and 285° C. for a time between 30 and 240 minutes in a nitrogen or oxygen-free ambient. Thereby, anopening 9939 may be formed in thepolymer layer 99, exposing acontact pad 8310 of the patternedcircuit layer 831. - Referring to
FIG. 10B , for forming themetal bump 89 over thecontact pad 8310, an adhesion/barrier layer may be formed by sputtering a titanium-containing layer, such as titanium layer or a titanium-tungsten-alloy layer, having a thickness between 1000 and 6000 angstroms, sputtering a chromium-containing layer, such as chromium layer, having a thickness between 1000 and 6000 angstroms, or sputtering a tantalum-containing layer, such as tantalum layer or tantalum-nitride layer, having a thickness between 1000 and 6000 angstroms, on thepolymer layer 99 and on thecontact pad 8310 exposed by theopening 9939. Thereafter, the seed layer may be formed by sputtering a copper layer having a thickness between 200 and 3000 angstroms on the adhesion/barrier layer of any above-mentioned material. Thereafter, a photoresist layer may be formed on the seed layer, multiple openings in the photoresist layer exposing the seed layer. Thereafter, themetal bump 89 may be formed by electroplating a copper layer having a thickness between 0.5 and 10 micrometers on the copper layer serving as the seed layer, exposed by the openings in the photoresist layer, electroplating a nickel layer having a thickness between 0.5 and 10 micrometers on the electroplated copper layer in the openings in the photoresist layer, and then electroplating a tin-containing layer, such as a tin-lead alloy, a tin-silver alloy or a tin-silver-copper alloy, having a thickness between 60 and 200 micrometers on the electroplated nickel layer in the openings in the photoresist layer. Thereafter, the photoresist layer may be removed. Thereafter, the seed layer not under themetal bump 89 is removed using a wet-etching process or using a dry-etching process. Thereafter, the adhesion/barrier layer not under themetal bump 89 is removed using a wet-etching process or using a dry-etching process. Thereafter, themetal bump 89 can be reflowed to be shaped like a ball for a flip-chip assembly. Themetal bump 89 can be connected to a printed circuit board, ceramic substrate or another semiconductor chip. - Referring to
FIG. 10B , for forming another kind ofmetal bump 89 over thecontact pad 8310, an adhesion/barrier layer may be formed by sputtering a titanium-containing layer, such as titanium layer or a titanium-tungsten-alloy layer, having a thickness between 1000 and 6000 angstroms, or sputtering a tantalum-containing layer, such as tantalum layer or tantalum-nitride layer, having a thickness between 1000 and 6000 angstroms, on thepolymer layer 99 and on thecontact pad 8310 exposed by theopening 9939. Thereafter, the seed layer may be formed by sputtering a gold layer having a thickness between 200 and 3000 angstroms on the adhesion/barrier layer of any above-mentioned material. Thereafter, a photoresist layer may be formed on the seed layer, multiple openings in the photoresist layer exposing the seed layer. Thereafter, themetal bump 89 may be formed by electroplating a gold layer having a thickness between 6 and 25 micrometers on the gold layer serving as the seed layer, exposed by the openings in the photoresist layer. Thereafter, the photoresist layer may be removed. Thereafter, the seed layer not under themetal bump 89 is removed using a wet-etching process or using a dry-etching process. Thereafter, the adhesion/barrier layer not under themetal bump 89 is removed using a wet-etching process or using a dry-etching process. Themetal bump 89 can be connected to a flexible substrate by a tape-automated bonding (TAB) process, or a glass substrate via anisotropic conductive film or paste (ACF or ACP). - Alternatively, referring to
FIG. 10B , a nickel layer having a thickness between 0.05 and 2 micrometers can be electroless plated on thecontact pad 8310 exposed by theopening 9939, and a gold layer, platinum layer, palladium layer or ruthenium layer having a thickness between 0.05 and 2 micrometers can be electroless plated on the electroless plated nickel layer in theopening 9939 in thepolymer layer 99. Thereafter, a gold wire can be bonded onto the electroless plated gold layer in theopening 9939 in thepolymer layer 99 using a wirebonding process. - Alternatively, referring to
FIG. 10B , a gold wire can be bonded onto a gold layer, platinum layer, palladium layer or ruthenium layer of the patternedcircuit layer 831, exposed by theopenings 9939 in thepolymer layer 99 using a wirebonding process. - Alternatively, referring to
FIG. 10C , there may be multiple patterned circuit layers 831 and 832, including a portion serving as the above-mentioned thick andwide metal trace 83 and another portion serving as the above-mentioned thick andwide metal trace 83 r, over thepassivation layer 5. The process for forming the patternedcircuit layer 831 shown inFIG. 10C can be referred to as the process for forming the patternedcircuit layer 831 shown inFIG. 10B . The patternedcircuit layer 832 may contain an adhesion/barrier layer, a seed layer on the adhesion/barrier layer, and an electroplated metal layer 8322 on the seed layer, the adhesion/barrier layer and the seed layer composing thebottom layer 8321. - Referring to
FIG. 10C , after the patternedcircuit layer 831 is formed, apolymer layer 98 can be formed by spin-on coating a negative photosensitive polyimide layer, such as ester type, on the patternedcircuit layer 831 and on the nitride layer of thepassivation layer 5, exposing the spin-on coated photosensitive polyimide layer, developing the exposed polyimide layer and then curing the developed polyimide layer at the temperature between 265 and 285° C. for a time between 30 and 240 minutes in a nitrogen or oxygen-free ambient. Thereby,multiple openings polymer layer 98, exposing multiple contact pads of the patternedcircuit layer 831. - Referring to
FIG. 10C , regards to the process for forming the patternedcircuit layer 832, the adhesion/barrier layer may be formed by sputtering a titanium-containing layer, such as titanium layer or a titanium-tungsten-alloy layer, having a thickness between 1000 and 6000 angstroms, sputtering a chromium-containing layer, such as chromium layer, having a thickness between 1000 and 6000 angstroms, or sputtering a tantalum-containing layer, such as tantalum layer or tantalum-nitride layer, having a thickness between 1000 and 6000 angstroms, on thepolymer layer 98 and on the contact pads of the patternedcircuit layer 831 exposed bymultiple openings polymer layer 98. Thereafter, the seed layer may be formed by sputtering a copper layer having a thickness between 200 and 3000 angstroms on the adhesion/barrier layer of any above-mentioned material or by sputtering a gold layer having a thickness between 200 and 3000 angstroms on the adhesion/barrier layer of any above-mentioned material. Thereafter, a photoresist layer may be formed on the seed layer, multiple openings in the photoresist layer exposing the seed layer. Thereafter, the metal layer 8322 may be formed by electroplating a copper layer having a thickness between 2 and 30 micrometers on the copper layer serving as the seed layer, exposed by the openings in the photoresist layer, by electroplating a copper layer having a thickness between 2 and 30 micrometers on the copper layer serving as the seed layer, exposed by the openings in the photoresist layer and then electroplating a nickel layer having a thickness between 0.5 and 10 micrometers on the electroplated copper layer in the openings in the photoresist layer, by electroplating a copper layer having a thickness between 2 and 30 micrometers on the copper layer serving as the seed layer, exposed by the openings in the photoresist layer, electroplating a nickel layer having a thickness between 0.5 and 10 micrometers on the electroplated copper layer in the openings in the photoresist layer and then electroplating a gold layer, platinum layer, palladium layer or ruthenium layer having a thickness between 0.05 and 2 micrometers on the electroplated nickel layer in the openings in the photoresist layer, or by electroplating a gold layer having a thickness between 2 and 30 micrometers on the gold layer serving as the seed layer, exposed by the openings in the photoresist layer. Thereafter, the photoresist layer may be removed. Thereafter, the seed layer not under the metal layer 8322 is removed using a wet-etching process or using a dry-etching process. Thereafter, the adhesion/barrier layer not under the metal layer 8322 is removed using a wet-etching process or using a dry-etching process. - After the patterned
circuit layer 832 is formed, apolymer layer 99 can be formed by spin-on coating a negative photosensitive polyimide layer, such as ester type, on the patternedcircuit layer 832 and on thepolymer layer 98, exposing the spin-on coated photosensitive polyimide layer, developing the exposed polyimide layer and then curing the developed polyimide layer at the temperature between 265 and 285° C. for a time between 30 and 240 minutes in a nitrogen or oxygen-free ambient. Thereby, anopening 9939′ may be formed in thepolymer layer 99, exposing acontact pad 8320 of the patternedcircuit layer 832. - Referring to
FIG. 10C , for forming themetal bump 89 over thecontact pad 8320, an adhesion/barrier layer may be formed by sputtering a titanium-containing layer, such as titanium layer or a titanium-tungsten-alloy layer, having a thickness between 1000 and 6000 angstroms, sputtering a chromium-containing layer, such as chromium layer, having a thickness between 1000 and 6000 angstroms, or sputtering a tantalum-containing layer, such as tantalum layer or tantalum-nitride layer, having a thickness between 1000 and 6000 angstroms, on thepolymer layer 99 and on thecontact pad 8320 exposed by theopening 9939′. Thereafter, the seed layer may be formed by sputtering a copper layer having a thickness between 200 and 3000 angstroms on the adhesion/barrier layer of any above-mentioned material. Thereafter, a photoresist layer may be formed on the seed layer, multiple openings in the photoresist layer exposing the seed layer. Thereafter, themetal bump 89 may be formed by electroplating a copper layer having a thickness between 0.5 and 10 micrometers on the copper layer serving as the seed layer, exposed by the openings in the photoresist layer, electroplating a nickel layer having a thickness between 0.5 and 10 micrometers on the electroplated copper layer in the openings in the photoresist layer, and then electroplating a tin-containing layer, such as a tin-lead alloy, a tin-silver alloy or a tin-silver-copper alloy, having a thickness between 60 and 200 micrometers on the electroplated nickel layer in the openings in the photoresist layer. Thereafter, the photoresist layer may be removed. Thereafter, the seed layer not under themetal bump 89 is removed using a wet-etching process or using a dry-etching process. Thereafter, the adhesion/barrier layer not under themetal bump 89 is removed using a wet-etching process or using a dry-etching process. Thereafter, themetal bump 89 can be reflowed to be shaped like a ball. Themetal bump 89 can be connected to a printed circuit board, ceramic substrate or another semiconductor chip. - Referring to
FIG. 10C , for forming another kind ofmetal bump 89 over thecontact pad 8320, an adhesion/barrier layer may be formed by sputtering a titanium-containing layer, such as titanium layer or a titanium-tungsten-alloy layer, having a thickness between 1000 and 6000 angstroms, or sputtering a tantalum-containing layer, such as tantalum layer or tantalum-nitride layer, having a thickness between 1000 and 6000 angstroms, on thepolymer layer 99 and on thecontact pad 8320 exposed by theopening 9939′. Thereafter, the seed layer may be formed by sputtering a gold layer having a thickness between 200 and 3000 angstroms on the adhesion/barrier layer of any above-mentioned material. Thereafter, a photoresist layer may be formed on the seed layer, multiple openings in the photoresist layer exposing the seed layer. Thereafter, themetal bump 89 may be formed by electroplating a gold layer having a thickness between 6 and 25 micrometers on the gold layer serving as the seed layer, exposed by the openings in the photoresist layer. Thereafter, the photoresist layer may be removed. Thereafter, the seed layer not under themetal bump 89 is removed using a wet-etching process or using a dry-etching process. Thereafter, the adhesion/barrier layer not under themetal bump 89 is removed using a wet-etching process or using a dry-etching process. Themetal bump 89 can be connected to a flexible substrate by a tape-automated bonding (TAB) process, or a glass substrate via anisotropic conductive film or paste (ACF or ACP). - Alternatively, referring to
FIG. 10C , a nickel layer having a thickness between 0.05 and 2 micrometers can be electroless plated on thecontact pad 8320 exposed by theopening 9939′ inlayer polymer layer 99, and a gold layer, platinum layer, palladium layer or ruthenium layer having a thickness between 0.05 and 2 micrometers can be electroless plated on the electroless plated nickel layer in theopening 9939′ in thepolymer layer 99. Thereafter, a gold wire can be bonded onto the electroless plated gold layer in theopening 9939′ in thepolymer layer 99 using a wirebonding process. - Alternatively, referring to
FIG. 10C , a gold wire can be bonded onto a gold layer, platinum layer, palladium layer or ruthenium layer of the patternedcircuit layer 832, exposed by theopenings 9939′ in thepolymer layer 99 using a wirebonding process. - Referring to
FIGS. 10D and 10E , before the patternedcircuit layer 831 is formed, apolymer layer 95 can be optionally formed by spin-on coating a negative photosensitive polyimide layer, such as ester type, on the nitride layer of thepassivation layer 5 and on thecontact pads 6390, exposing the spin-on coated photosensitive polyimide layer, developing the exposed polyimide layer and then curing the developed polyimide layer at the temperature between 265 and 285° C. for a time between 30 and 240 minutes in a nitrogen or oxygen-free ambient. Thereby,multiple openings polymer layer 95, exposingmultiple contact pads 6390 exposed by theopenings passivation layer 5. After thepolymer layer 95 is formed, the patternedcircuit layer 831 can be formed on thepolymer layer 95 and on thecontact pads 6390 exposed by theopenings polymer layer 95 and on thecontact pads 6390 exposed by theopenings polymer layer 95. - Alternatively, referring to
FIG. 10F , the off-chip I/O circuit 42, such as off-chip driver ofFIG. 11A , 11D or 11E, off-chip receiver ofFIG. 11B or tri-state buffer ofFIG. 11C or 11E, can be connected to theinternal circuits 20 through the fine-line metal trace 638 under thepassivation layer 5 but not through any trace or bus over thepassivation layer 5. There may be only one patternedcircuit layer 831 including a portion serving as the above-mentioned thick andwide metal trace 83 r, over thepassivation layer 5. The position of a redistributedpad 8310 of the above-mentioned thick andwide metal trace 83 r for being wirebonded thereto from a top perspective view is different from that of the contact pad exposed by theopening 539 in thepassivation layer 5. The process for forming the patternedcircuit layer 831 can be referred to as that for forming the patternedcircuit layer 831 shown inFIG. 10B . The process for forming thepolymer layer 99 can be referred to as that for forming thepolymer layer 99 shown inFIG. 10B . - Referring to
FIG. 10F , a gold wire can be bonded onto a gold layer, platinum layer, palladium layer or ruthenium layer of the patternedcircuit layer 831, exposed by theopenings 9939 in thepolymer layer 99 using a wirebonding process. - As an alternate, referring to
FIG. 10F , a nickel layer having a thickness between 0.05 and 2 micrometers can be electroless plated on thecontact pad 8310 exposed by theopening 9939 in thepolymer layer 99, and a gold layer, platinum layer, palladium layer or ruthenium layer having a thickness between 0.05 and 2 micrometers can be electroless plated on the electroless plated nickel layer in theopening 9939 in thepolymer layer 99. Thereafter, a gold wire can be bonded onto the electroless plated gold layer in theopening 9939 in thepolymer layer 99 using a wirebonding process. - Referring to
FIGS. 10G-10I , a gold wire can be bonded onto a gold layer, platinum layer, palladium layer or ruthenium layer of the patternedcircuit layer 831, exposed by theopenings 9939 in thepolymer layer 99 using a wirebonding process. - As an alternate, referring to
FIGS. 10G-10I , a nickel layer having a thickness between 0.05 and 2 micrometers can be electroless plated on thecontact pad 8310 exposed by theopening 9939 in thepolymer layer 99, and a gold layer, platinum layer, palladium layer or ruthenium layer having a thickness between 0.05 and 2 micrometers can be electroless plated on the electroless plated nickel layer in theopening 9939 in thepolymer layer 99. Thereafter, a gold wire can be bonded onto the electroless plated gold layer in theopening 9939 in thepolymer layer 99 using a wirebonding process. - The circuitry shown in
FIGS. 8B-8F , 9B-9B and 10B-10I can be used in a flash memory chip, in a DRAM memory chip or in a SRAM memory chip. The I/O pad relocation using theredistribution layer 83 r is particularly useful for the stacked packaging with flash, DRAM or SRAM memory chips. The I/O pads of a DRAM chip are usually designed roughly along the centerline of the chip, and cannot be used for stacked packages. Theredistribution layer 83 r relocates the center pad to the peripheral of the chip for the wirebonding in the stacked package.FIGS. 10F and 10G show specific examples, with a wire bonded on the relocatedpad 8310 connected to theoriginal pad 6390 exposed by theopening 539 in thepassivation layer 5 via the thick and wide metal trace ofbus 83 r. InFIGS. 8B , 9B, 10B-10G, in an application to a memory chip, an SRAM cell, or a flash memory cell, or a DRAM cell is connected to the input node Xi of theinternal circuit 21, such as sense amplifier, internaltri-state buffer 213 ofFIG. 5F ,pass circuit 216 ofFIG. 5G ,latch circuit 217 ofFIG. 5H , circuit ofpass circuit 216 andinternal driver 212 shown inFIG. 5I , or circuit oflatch circuit 217 andinternal driver 212 shown inFIG. 5J . The various detailedinternal circuit 21 and methods connecting a memory cell to theinternal circuit 21 can be referred to as shown inFIGS. 5F-5J . Referring toFIGS. 8B , 8D-8F, 9B-9D and 10B-10I, an SRAM cell, or a flash cell or a DRAM cell is connected to external circuit (1) throughsense amplifier 214 ofFIGS. 5F-5J ; (2) through an internaltri-state buffer 213 ofFIG. 5F , apass circuit 216 ofFIG. 5G , alatch circuit 217 ofFIG. 5H , a circuit of apass circuit 216 and aninternal driver 212 as shown inFIG. 5I , or a circuit of alatch circuit 217 and an in−+ternal driver 212 as shown inFIG. 5J ; (3) through a first fine-line structure formed by stacked vias andmetals 631; (4) up through afirst passivation opening 531; (5) for 10G, also through afirst polymer opening 9531; (6) through a fine-line metal 638 under thepassivation layer 5 forFIG. 10F ; while through an over-passivation metal lines, traces orplanes 83 in one or more metal layers over thepassivation layer 5 forFIG. 10G ; (7) forFIG. 10G , down through asecond polymer opening 9539′; (8) through a second passivation opening 539′; (9) through a fine-line metal structure formed by stacked vias andmetal pads 639′, connected to the input of an off-chip I/O circuit 42, (10) through the output of the off-chip I/O circuit 42 connected to anESD circuit 42, and to a stacked fine-line metal vias andmetal pads 639, (11) through anpassivation opening 539, (12) for 10G, also through athird polymer opening 9539; and (13) through an over-passivation redistribution metal lines or traces orplanes 83 r, (14) throughover-passivation metal pad 8310 exposed by apolymer opening 9939; (15) through abonding wire 89′ on thecontact pad 8310 or ametal bump 89. - Note that as in
FIG. 10G , there may be a polymer layer under or over theredistribution metal layer 83 r. The redistribution metal lines, traces orplanes 83 r can be formed by a (electroplated or electroless plated) gold layer with thickness within a range between 1.5 μm and 30 μm, preferred 2 μm and 10 μm; or by a (electroplated) copper layer with thickness within a range between 2 μm and 100 μm, preferred 3 μm and 20 μm, a Ni cap layer (thickness between 0.5 μm and 5 μm) on the copper layer and an assembly metal layer of Au or Pd, or Ru (thickness between 0.05 μm and 5 μm) on the Ni cap layer. A wirebonding is performed on the surface of the gold, palladium, platinum or ruthenium layer of theover-passivation metal pad 8310. - Referring to
FIGS. 8B-8F , 9B-9D, 10B-10E and 10G-10I, the shape of theopenings passivation layer 5 from a top perspective view may be round, square, rectangular or polygon. If theopenings openings openings openings openings openings openings openings openings FIGS. 10C-10E , 10G, 10H and 10I, theopenings openings polymer layer 95 having a width of between 20 and 100 microns. Theopenings polymer layer 95 have lower portions having widths or transverse dimensions greater than those of theopenings passivation layer 5 aligned with theopenings openings polymer layer 95 further expose thepassivation layer 5 close to theopenings polymer layer 95 covers the peripheral region of the contact pad exposed by theopenings passivation layer 5, but theopenings polymer layer 95 exposes the center region of the contact pad exposed by theopenings passivation layer 5. The widths or transverse dimensions of theopenings passivation layer 5 are greater than those of theopenings - In the first embodiment of present invention, an external power supply Vdd is provided to a voltage regulator or a
voltage converter 41, and the voltage regulator or avoltage converter 41 output a power supply Vcc to theinternal circuits 20. Alternatively, the external power supply Vdd can be input from an external circuit to theinternal circuits 20, comprising 21, 22, 23 and 24 with anESD protection circuit 44 required to prevent the voltage or current surge from damaging theinternal circuits 20. TheESD circuit 44 is connected in parallel with theinternal circuits FIGS. 1B , 1C, 2B, 2C, 3B, 3C and 3D, an ESD circuit can be also added and connected in parallel with the voltage regulator orvoltage converter 41, and with theinternal circuits FIG. 1D contains the circuit ofFIG. 1C in addition with anESD circuit 44. TheESD circuit 44 includes a power node Dp connected to a thick and wide power bus orplane 81P, delivering an external power voltage Vdd, and a ground node Dg connected to a thick and wide ground bus orplane 82. The thick and wide power bus orplane 81P connects the power node Dp of theESD circuit 44 and the power node of the voltage regulator orconverter 41. The thick and wide ground bus orplane 82 connects the ground node Dg of theESD circuit 44 and the ground node Rs of the voltage regulator orconverter 41. TheESD circuit 44 in the circuitry ofFIG. 1D may be a reversebiased diode 4333, as shown inFIG. 12E , having an anode connected to the thick and wide ground bus orplane 82 and a cathode connected to the thick and wide power bus orplane 81P. An element inFIG. 1D can be referred to as the element inFIG. 1C indicated by a reference number identical to the element inFIG. 1D . -
FIG. 12B shows a circuitry diagram including a thick and wide power bus orplane 81P over thepassivation layer 5, connecting anESD circuit 44 andinternal circuits 20.FIG. 13B shows a top view realizing the circuit diagram ofFIG. 12B , wherein the bold lines shown inFIG. 13B means a thick and wide metal trace or bus over a passivation layer, and the fine lines shown inFIG. 13B means a fine metal trace under a passivation layer.FIG. 14B shows a cross-sectional view realizing the circuit diagram ofFIG. 12B . InFIG. 12B , an external power supply voltage Vdd is input at a node Ep and distributed to the Vdd nodes, power nodes, Tp, Up, Vp and Wp of theinternal circuits plane 81P over thepassivation layer 5, throughpassivation openings passivation layer 5. A power node Dp of anESD circuit 44 is connected to a thick and wide metal trace, bus orplane 81P, power bus, through a fine-line metal trace orbus 649, and through anopening 549 in thepassivation layer 5. The thick andwide power bus 81P can be connected to the power nodes Tp, Up, Vp and Wp of theinternal circuits power bus 81P shown inFIG. 12B , over thepassivation layer 5, can be connected to the power nodes of theinternal circuits 20 or other circuits in the above-mentioned four embodiments provided with access to a power voltage Vdd. TheESD circuit 44 in the circuitry ofFIG. 12B may be a reversebiased diode 4333, as shown inFIG. 12E , having an anode connected to ground and a cathode connected to the thick and wide power bus orplane 81P. - In
FIG. 14B , there is only one patternedcircuit layer 811, including a portion serving as the above-mentioned thick andwide metal trace 81P, power bus or plane, over thepassivation layer 5. The patternedcircuit layer 811 may contain an adhesion/barrier layer, a seed layer on the adhesion/barrier layer, and an electroplatedmetal layer 8112 on the seed layer, the adhesion/barrier layer and the seed layer composing the bottom layer 8111. - Referring to
FIG. 14B , regards to the process for forming the patternedcircuit layer 811, the adhesion/barrier layer may be formed by sputtering a titanium-containing layer, such as titanium layer or a titanium-tungsten-alloy layer, having a thickness between 1000 and 6000 angstroms, sputtering a chromium-containing layer, such as chromium layer, having a thickness between 1000 and 6000 angstroms, or sputtering a tantalum-containing layer, such as tantalum layer or tantalum-nitride layer, having a thickness between 1000 and 6000 angstroms, on a silicon-nitride layer of thepassivation layer 5 and oncontact pads 6490, principally made of aluminum or copper, exposed bymultiple openings passivation layer 5. Thereafter, the seed layer may be formed by sputtering a copper layer having a thickness between 200 and 3000 angstroms on the adhesion/barrier layer of any above-mentioned material or by sputtering a gold layer having a thickness between 200 and 3000 angstroms on the adhesion/barrier layer of any above-mentioned material. Thereafter, a photoresist layer may be formed on the seed layer, multiple openings in the photoresist layer exposing the seed layer. Thereafter, themetal layer 8112 may be formed by electroplating a copper layer having a thickness between 2 and 30 micrometers on the copper layer serving as the seed layer, exposed by the openings in the photoresist layer, by electroplating a copper layer having a thickness between 2 and 30 micrometers on the copper layer serving as the seed layer, exposed by the openings in the photoresist layer and then electroplating a nickel layer having a thickness between 0.5 and 10 micrometers on the electroplated copper layer in the openings in the photoresist layer, by electroplating a copper layer having a thickness between 2 and 30 micrometers on the copper layer serving as the seed layer, exposed by the openings in the photoresist layer, electroplating a nickel layer having a thickness between 0.5 and 10 micrometers on the electroplated copper layer in the openings in the photoresist layer and then electroplating a gold layer, platinum layer, palladium layer or ruthenium layer having a thickness between 0.05 and 2 micrometers on the electroplated nickel layer in the openings in the photoresist layer, or by electroplating a gold layer having a thickness between 2 and 30 micrometers on the gold layer serving as the seed layer, exposed by the openings in the photoresist layer. Thereafter, the photoresist layer may be removed. Thereafter, the seed layer not under themetal layer 8112 is removed using a wet-etching process or using a dry-etching process. Thereafter, the adhesion/barrier layer not under themetal layer 8112 is removed using a wet-etching process or using a dry-etching process. - After the patterned
circuit layer 811 is formed, apolymer layer 99 can be formed by spin-on coating a negative photosensitive polyimide layer, such as ester type, on the patternedcircuit layer 811 and on the nitride layer of thepassivation layer 5, exposing the spin-on coated photosensitive polyimide layer, developing the exposed polyimide layer and then curing the developed polyimide layer at the temperature between 265 and 285° C. for a time between 30 and 240 minutes in a nitrogen or oxygen-free ambient. Thereby, anopening 9949 may be formed in thepolymer layer 99, exposing acontact pad 8110 of the patternedcircuit layer 811. - Referring to
FIG. 14B , for forming a metal bump over thecontact pad 8110, an adhesion/barrier layer may be formed by sputtering a titanium-containing layer, such as titanium layer or a titanium-tungsten-alloy layer, having a thickness between 1000 and 6000 angstroms, sputtering a chromium-containing layer, such as chromium layer, having a thickness between 1000 and 6000 angstroms, or sputtering a tantalum-containing layer, such as tantalum layer or tantalum-nitride layer, having a thickness between 1000 and 6000 angstroms, on thepolymer layer 99 and on thecontact pad 8110 exposed by theopening 9949. Thereafter, the seed layer may be formed by sputtering a copper layer having a thickness between 200 and 3000 angstroms on the adhesion/barrier layer of any above-mentioned material. Thereafter, a photoresist layer may be formed on the seed layer, multiple openings in the photoresist layer exposing the seed layer. Thereafter, the metal bump may be formed by electroplating a copper layer having a thickness between 0.5 and 10 micrometers on the copper layer serving as the seed layer, exposed by the openings in the photoresist layer, electroplating a nickel layer having a thickness between 0.5 and 10 micrometers on the electroplated copper layer in the openings in the photoresist layer, and then electroplating a tin-containing layer, such as a tin-lead alloy, a tin-silver alloy or a tin-silver-copper alloy, having a thickness between 60 and 200 micrometers on the electroplated nickel layer in the openings in the photoresist layer. Thereafter, the photoresist layer may be removed. Thereafter, the seed layer not under the metal bump is removed using a wet-etching process or using a dry-etching process. Thereafter, the adhesion/barrier layer not under the metal bump is removed using a wet-etching process or using a dry-etching process. Thereafter, the metal bump can be reflowed to be shaped like a ball for a flip-chip assembly. The metal bump can be connected to a printed circuit board, ceramic substrate or another semiconductor chip. - Referring to
FIG. 14B , for forming another kind of metal bump over thecontact pad 8110, an adhesion/barrier layer may be formed by sputtering a titanium-containing layer, such as titanium layer or a titanium-tungsten-alloy layer, having a thickness between 1000 and 6000 angstroms, or sputtering a tantalum-containing layer, such as tantalum layer or tantalum-nitride layer, having a thickness between 1000 and 6000 angstroms, on thepolymer layer 99 and on thecontact pad 8110 exposed by theopening 9949. Thereafter, the seed layer may be formed by sputtering a gold layer having a thickness between 200 and 3000 angstroms on the adhesion/barrier layer of any above-mentioned material. Thereafter, a photoresist layer may be formed on the seed layer, multiple openings in the photoresist layer exposing the seed layer. Thereafter, the metal bump may be formed by electroplating a gold layer having a thickness between 6 and 25 micrometers on the gold layer serving as the seed layer, exposed by the openings in the photoresist layer. Thereafter, the photoresist layer may be removed. Thereafter, the seed layer not under the metal bump is removed using a wet-etching process or using a dry-etching process. Thereafter, the adhesion/barrier layer not under the metal bump is removed using a wet-etching process or using a dry-etching process. The metal bump can be connected to a flexible substrate by a tape-automated bonding (TAB) process, or a glass substrate via anisotropic conductive film or paste (ACF or ACP). - Alternatively, referring to
FIG. 14B , a nickel layer having a thickness between 0.05 and 2 micrometers can be electroless plated on thecontact pad 8110 exposed by theopening 9949, and a gold layer, platinum layer, palladium layer or ruthenium layer having a thickness between 0.05 and 2 micrometers can be electroless plated on the electroless plated nickel layer in theopening 9949 in thepolymer layer 99. Thereafter, a gold wire can be bonded onto the electroless plated gold layer in theopening 9949 in thepolymer layer 99 using a wirebonding process. - Alternatively, referring to
FIG. 14B , a gold wire can be bonded onto a gold layer, platinum layer, palladium layer or ruthenium layer of the patternedcircuit layer 811, exposed by theopenings 9949 in thepolymer layer 99 using a wirebonding process. - Referring to
FIG. 14D , before the patternedcircuit layer 811 is formed, apolymer layer 95 can be optionally formed by spin-on coating a negative photosensitive polyimide layer, such as ester type, on the nitride layer of thepassivation layer 5 and on thecontact pads 6490, exposing the spin-on coated photosensitive polyimide layer, developing the exposed polyimide layer and then curing the developed polyimide layer at the temperature between 265 and 285° C. for a time between 30 and 240 minutes in a nitrogen or oxygen-free ambient. Thereby,multiple openings polymer layer 95, exposingmultiple contact pads 6490 exposed by theopenings passivation layer 5. After thepolymer layer 95 is formed, the patternedcircuit layer 811 can be formed on thepolymer layer 95 and on thecontact pads 6490 exposed by theopenings polymer layer 95 and on thecontact pads 6490 exposed by theopenings polymer layer 95. -
FIG. 12C shows, in addition to the power Vdd connection inFIG. 12B , a ground Vss connection.FIG. 13C shows a top view realizing the circuit diagram ofFIG. 12C , wherein the bold lines shown inFIG. 13C means a thick and wide metal trace or bus over a passivation layer, and the fine lines shown inFIG. 13C means a fine metal trace under a passivation layer.FIG. 14C shows a cross-sectional view realizing the circuit diagram ofFIG. 12C . InFIG. 12C , the external ground Vss is input at a node Eg and provided to the Vss nodes Ts, Us, Vs and Ws of theinternal circuits plane 82, ground bus or plane, over thepassivation layer 5, throughopenings passivation layer 5, and through fine-line metal traces 621, 622 and 624 under thepassivation layer 5. The thick and wide ground bus orplane 82 is connected to a Vss node Dg of theESD circuit 44 through anopening 549′ in thepassivation layer 5 and through a fine-lineground metal bus 649′ under thepassivation layer 5. The above mentionedpower bus 81P shown inFIG. 12C , over thepassivation layer 5, can be connected to the power nodes of theinternal circuits 20 or other circuits in the above-mentioned four embodiments provided with access to a power voltage Vdd. The above mentionedground bus 82 shown inFIG. 12C , over thepassivation layer 5, can be connected to the ground nodes of theinternal circuits 20 or other circuits in the above-mentioned four embodiments provided with access to a ground voltage Vss. TheESD circuit 44 in the circuitry ofFIG. 12C may be a reversebiased diode 4333, as shown inFIG. 12E , having an anode connected to the thick and wide ground bus orplane 82 and a cathode connected to the thick and wide power bus orplane 81P. - Referring to
FIG. 14C , there may be multiple patterned circuit layers 821 and 812, including the above-mentioned ground bus orplane 82 and the above-mentioned power bus orplane 81P over the ground bus orplane 82, over thepassivation layer 5. The process for forming the patternedcircuit layer 821 on thepassivation layer 5 and on thecontact pads 6490′ exposed by theopenings 549′, 521, 522 and 524 can be referred to as the process for forming the patternedcircuit layer 811 shown inFIG. 14B on thepassivation layer 5 and on thecontact pads 6490 exposed by theopenings circuit layer 821 may contain an adhesion/barrier layer, a seed layer on the adhesion/barrier layer, and an electroplated metal layer 8212 on the seed layer, the adhesion/barrier layer and the seed layer composing the bottom layer 8211. The patternedcircuit layer 812 may contain an adhesion/barrier layer, a seed layer on the adhesion/barrier layer, and an electroplatedmetal layer 8122 on the seed layer, the adhesion/barrier layer and the seed layer composing thebottom layer 8121. - Referring to
FIG. 14C , after the patternedcircuit layer 821 is formed, apolymer layer 98 can be formed by spin-on coating a negative photosensitive polyimide layer, such as ester type, on the patternedcircuit layer 821 and on the nitride layer of thepassivation layer 5, exposing the spin-on coated photosensitive polyimide layer, developing the exposed polyimide layer and then curing the developed polyimide layer at the temperature between 265 and 285° C. for a time between 30 and 240 minutes in a nitrogen or oxygen-free ambient. Thereby, anopening 9849′ may be formed in thepolymer layer 98, exposing a contact pad of the patternedcircuit layer 821. - Referring to
FIG. 14C , regards to the process for forming the patternedcircuit layer 812, the adhesion/barrier layer may be formed by sputtering a titanium-containing layer, such as titanium layer or a titanium-tungsten-alloy layer, having a thickness between 1000 and 6000 angstroms, sputtering a chromium-containing layer, such as chromium layer, having a thickness between 1000 and 6000 angstroms, or sputtering a tantalum-containing layer, such as tantalum layer or tantalum-nitride layer, having a thickness between 1000 and 6000 angstroms, on thepolymer layer 98 and on the contact pad of the patternedcircuit layer 821 exposed by theopening 9849′ in thepolymer layer 98. Thereafter, the seed layer may be formed by sputtering a copper layer having a thickness between 200 and 3000 angstroms on the adhesion/barrier layer of any above-mentioned material or by sputtering a gold layer having a thickness between 200 and 3000 angstroms on the adhesion/barrier layer of any above-mentioned material. Thereafter, a photoresist layer may be formed on the seed layer, multiple openings in the photoresist layer exposing the seed layer. Thereafter, themetal layer 8122 may be formed by electroplating a copper layer having a thickness between 2 and 30 micrometers on the copper layer serving as the seed layer, exposed by the openings in the photoresist layer, by electroplating a copper layer having a thickness between 2 and 30 micrometers on the copper layer serving as the seed layer, exposed by the openings in the photoresist layer and then electroplating a nickel layer having a thickness between 0.5 and 10 micrometers on the electroplated copper layer in the openings in the photoresist layer, by electroplating a copper layer having a thickness between 2 and 30 micrometers on the copper layer serving as the seed layer, exposed by the openings in the photoresist layer, electroplating a nickel layer having a thickness between 0.5 and 10 micrometers on the electroplated copper layer in the openings in the photoresist layer and then electroplating a gold layer, platinum layer, palladium layer or ruthenium layer having a thickness between 0.05 and 2 micrometers on the electroplated nickel layer in the openings in the photoresist layer, or by electroplating a gold layer having a thickness between 2 and 30 micrometers on the gold layer serving as the seed layer, exposed by the openings in the photoresist layer. Thereafter, the photoresist layer may be removed. Thereafter, the seed layer not under themetal layer 8122 is removed using a wet-etching process or using a dry-etching process. Thereafter, the adhesion/barrier layer not under themetal layer 8122 is removed using a wet-etching process or using a dry-etching process. - After the patterned
circuit layer 812 is formed, apolymer layer 99 can be formed by spin-on coating a negative photosensitive polyimide layer, such as ester type, on the patternedcircuit layer 812 and on thepolymer layer 98, exposing the spin-on coated photosensitive polyimide layer, developing the exposed polyimide layer and then curing the developed polyimide layer at the temperature between 265 and 285° C. for a time between 30 and 240 minutes in a nitrogen or oxygen-free ambient. Thereby, anopening 9949′ may be formed in thepolymer layer 99, exposing acontact pad 8120 of the patternedcircuit layer 812. - Referring to
FIG. 14C , for forming a metal bump over thecontact pad 8120, an adhesion/barrier layer may be formed by sputtering a titanium-containing layer, such as titanium layer or a titanium-tungsten-alloy layer, having a thickness between 1000 and 6000 angstroms, sputtering a chromium-containing layer, such as chromium layer, having a thickness between 1000 and 6000 angstroms, or sputtering a tantalum-containing layer, such as tantalum layer or tantalum-nitride layer, having a thickness between 1000 and 6000 angstroms, on thepolymer layer 99 and on thecontact pad 8120 exposed by theopening 9949′. Thereafter, the seed layer may be formed by sputtering a copper layer having a thickness between 200 and 3000 angstroms on the adhesion/barrier layer of any above-mentioned material. Thereafter, a photoresist layer may be formed on the seed layer, multiple openings in the photoresist layer exposing the seed layer. Thereafter, the metal bump may be formed by electroplating a copper layer having a thickness between 0.5 and 10 micrometers on the copper layer serving as the seed layer, exposed by the openings in the photoresist layer, electroplating a nickel layer having a thickness between 0.5 and 10 micrometers on the electroplated copper layer in the openings in the photoresist layer, and then electroplating a tin-containing layer, such as a tin-lead alloy, a tin-silver alloy or a tin-silver-copper alloy, having a thickness between 60 and 200 micrometers on the electroplated nickel layer in the openings in the photoresist layer. Thereafter, the photoresist layer may be removed. Thereafter, the seed layer not under the metal bump is removed using a wet-etching process or using a dry-etching process. Thereafter, the adhesion/barrier layer not under the metal bump is removed using a wet-etching process or using a dry-etching process. Thereafter, the metal bump can be reflowed to be shaped like a ball. The metal bump can be connected to a printed circuit board, ceramic substrate or another semiconductor chip. - Referring to
FIG. 14C , for forming another kind of metal bump over thecontact pad 8120, an adhesion/barrier layer may be formed by sputtering a titanium-containing layer, such as titanium layer or a titanium-tungsten-alloy layer, having a thickness between 1000 and 6000 angstroms, or sputtering a tantalum-containing layer, such as tantalum layer or tantalum-nitride layer, having a thickness between 1000 and 6000 angstroms, on thepolymer layer 99 and on thecontact pad 8120 exposed by theopening 9949′. Thereafter, the seed layer may be formed by sputtering a gold layer having a thickness between 200 and 3000 angstroms on the adhesion/barrier layer of any above-mentioned material. Thereafter, a photoresist layer may be formed on the seed layer, multiple openings in the photoresist layer exposing the seed layer. Thereafter, the metal bump may be formed by electroplating a gold layer having a thickness between 6 and 25 micrometers on the gold layer serving as the seed layer, exposed by the openings in the photoresist layer. Thereafter, the photoresist layer may be removed. Thereafter, the seed layer not under the metal bump is removed using a wet-etching process or using a dry-etching process. Thereafter, the adhesion/barrier layer not under the metal bump is removed using a wet-etching process or using a dry-etching process. The metal bump can be connected to a flexible substrate by a tape-automated bonding (TAB) process, or a glass substrate via anisotropic conductive film or paste (ACF or ACP). - Alternatively, referring to
FIG. 14C , a nickel layer having a thickness between 0.05 and 2 micrometers can be electroless plated on thecontact pad 8120 exposed by theopening 9949′ inlayer polymer layer 99, and a gold layer, platinum layer, palladium layer or ruthenium layer having a thickness between 0.05 and 2 micrometers can be electroless plated on the electroless plated nickel layer in theopening 9949′ in thepolymer layer 99. Thereafter, a gold wire can be bonded onto the electroless plated gold layer in theopening 9949′ in thepolymer layer 99 using a wirebonding process. - Alternatively, referring to
FIG. 14C , a gold wire can be bonded onto a gold layer, platinum layer, palladium layer or ruthenium layer of the patternedcircuit layer 812, exposed by theopenings 9949′ in thepolymer layer 99 using a wirebonding process. - Alternatively, before the patterned
circuit layer 821 is formed, a polymer layer can be optionally formed by spin-on coating a negative photosensitive polyimide layer, such as ester type, on the nitride layer of thepassivation layer 5 and on thecontact pads 6490′, exposing the spin-on coated photosensitive polyimide layer, developing the exposed polyimide layer and then curing the developed polyimide layer at the temperature between 265 and 285° C. for a time between 30 and 240 minutes in a nitrogen or oxygen-free ambient. Thereby, multiple openings may be formed in the polymer layer, exposingmultiple contact pads 6490′ exposed by theopenings 549′, 521, 522 and 524 in thepassivation layer 5. After the polymer layer is formed, the patternedcircuit layer 821 can be formed on the polymer layer and on thecontact pads 6490′ exposed by theopenings 549′, 521, 522 and 524. The adhesion/barrier layer of any above-mentioned material may be sputtered on the polymer layer and on thecontact pads 6490′ exposed by the openings in the polymer layer. - Alternatively, the above-mentioned power bus or
plane 81P and the above-mentioned ground bus orplane 82 can be connected to twoESD circuits FIG. 12D . The above-mentioned power bus orplane 81P may connect the power nodes Tp, Up, Vp and Wp of theinternal circuits ESD circuits plane 82 may connect the ground nodes Ts, Us, Vs and Ws of theinternal circuits ESD circuits power bus 81P shown inFIG. 12D , over thepassivation layer 5, can be connected to the power nodes of theinternal circuits 20 or other circuits in the above-mentioned four embodiments provided with access to a power voltage Vdd. The above mentionedground bus 82 shown inFIG. 12D , over thepassivation layer 5, can be connected to the ground nodes of theinternal circuits 20 or other circuits in the above-mentioned four embodiments provided with access to a ground voltage Vss. Each of theESD circuit FIG. 12D may be a reversebiased diode 4333, as shown inFIG. 12E , having an anode connected to the thick and wide ground bus orplane 82 and a cathode connected to the thick and wide power bus orplane 81P. - Referring to
FIGS. 12B-12D , 13B, 13C and 14B-14D, the shape of theopenings passivation layer 5 from a top perspective view may be round, square, rectangular or polygon. If theopenings openings openings openings openings openings openings openings openings FIG. 14D , theopenings openings polymer layer 95 having a width of between 20 and 100 microns. Theopenings polymer layer 95 have lower portions having widths or transverse dimensions greater than those of theopenings passivation layer 5 aligned with theopenings openings polymer layer 95 further expose thepassivation layer 5 close to theopenings polymer layer 95 covers the peripheral region of the contact pad exposed by theopening 549 in thepassivation layer 5, but theopening 9549 in thepolymer layer 95 exposes the center region of the contact pad exposed by theopenings 549 in thepassivation layer 5. The width or transverse dimension of theopening 549 in thepassivation layer 5 is greater than that of theopening 9549. - Methods and Specification of Forming the Over-Passivation Scheme
- The main characteristics of the over-passivation schemes in all (the first, second, third and fourth embodiment) embodiments of this invention are: thick metal layers each having a thickness of between 2 and 200 micrometers, and preferably of between 2 and 30 micrometers, and thick dielectric layers each having a thickness of between 2 and 300 micrometers, and preferably of between 2 and 30 micrometers.
FIGS. 15C-15K show an embossing process to fabricate one or more patterned circuit layers 801 and/or 802 over thepassivation layer 5 described in all embodiments in this invention.FIGS. 15C-15G andFIGS. 16A-16L show a double embossing process to fabricate one or more patterned circuit layers 801 and 802 over thepassivation layer 5 described in all embodiments in this invention. In the embossing as shown inFIGS. 15C-15K , apolymer layer circuit layer 801, between the patterned circuit layers 801 and 802 or over the patternedcircuit layer 802. In the double embossing as shown inFIGS. 15C-15G andFIGS. 16A-16L , apolymer layer circuit layer 801, between the patterned circuit layers 801 and 802 or over the patternedcircuit layer 802.FIGS. 15A-15L andFIGS. 16A-16L are based on the structure ofFIG. 10E in the third embodiment, and are used as examples to illustrate methods for forming the over-passivation scheme for all embodiments in this invention. In other words, the methods described and the specification specified in the following paragraphs can be applied to all thick and wide metal traces, buses orplanes - The over-passivation process begins when the conventional IC wafer process ends.
FIG. 15A shows a starting material for the over-passivation process. The over-passivation process starts on achip 10 in a finished conventional IC wafer fabricated in a conventional IC fab. - The conventional
finished IC chip 10 comprises elements, as follows: - Reference number of I indicates a substrate, usually a silicon substrate. The silicon substrate can be an intrinsic, a p-type, or an n-type silicon substrate. For a high performance chip, a SiGe or Silicon-On-Insulator (SOI) substrate can be used. A SiGe substrate comprises an epitaxial layer on the surface of a silicon substrate. An SOI substrate comprises an insulating layer (preferred silicon oxide) on a silicon substrate, and a Si or SiGe epitaxial layer formed over the insulating layer.
- Reference number of 2 indicates a device layer, usually a semiconductor device, in and/or on the
substrate 1. The semiconductor device comprises anMOS transistor 2′, either an n-MOS or a p-MOS transistor. The MOS transistor comprises a gate (usually a poly-silicon, a tungsten poylcide, a tungsten silicide, titanium silicide, cobalt silicide, or a salicide gate), a source, and a drain. Other devices are bipolar transistors, DMOS (Diffused MOS), LDMOS (Lateral Diffused MOS), CCD (Charged-Coupled Device), CMOS sensors, photo-sensitive diodes, resistors (formed by the polysilicon layer or the diffusion area in the silicon substrate). The devices form various circuits, such as CMOS circuits, NMOS circuits, PMOS circuits, BiCMOS circuits, CMOS sensor circuits, DMOS power circuits, LDMOS circuits. The layer comprises the internal circuits 20 (comprising 21, 22, 23 and 24) in all embodiments; the regulator orvoltage converter 41 in the first embodiment; the off-chip circuits 40 (comprising 42 and 43) in the third embodiment, and theESD circuit 44 in the fourth embodiment. - Reference number of 6 indicates a fine-line scheme, comprising fine-
line metal layers 60 and fine-line viaplugs 60′ invias 30′ of fine-line dielectric layers 30. The fine-line scheme 6 comprises fine line metals in all embodiments of this invention: (1) 611, 612, 614, 619, 619′, 621, 622, 624 and 629 of the first embodiment; (2) 631, 632 and 634 of the second embodiment; (3) 631, 632, 634, 639, 639′, 6391, 6391′, 6311, 6321 and 6341 of the third embodiment; (4) 611, 612, 614, 649, 621, 622, 624 and 649′ of the fourth embodiment. The fine-line metal layers 60 can be aluminum or copper layers, or more specifically, sputtered aluminum layers or damascene copper layers. The fine-line metal scheme 6 can be (1) all fine-line metal layers 60 are aluminum layers, (2) all fine-line metal layers 60 are copper layers, (3) the bottom layers are aluminum layers and the top layers are copper layer, (4) the bottom layers are copper layers and the top layers are aluminum layers. Each of the fine-line metal layers 60 has thickness between 0.05 and 2 micrometers, preferred between 0.2 and 11m, with horizontal design rules (the width) of lines or traces between 20 nanometers and 15 micrometers, preferred 20 nanometers and 2 micrometers. The aluminum layer is usually formed by a physical vapor deposition (PVD) method, such as the sputtering method, and then patterned by depositing a photoresist layer with thickness between 0.1 and 4 μm, preferred 0.3 and 2 μm, followed by a wet or dry etching, preferred dry plasma etch (usually containing fluorine plasma). As an option, an adhesion/barrier (Ti, TiW, TiN or a composite layer of above metals) may be added under the aluminum layer, and/or an anti-reflection layer (TiN) may be also added over the aluminum layer. The vias 30′ are optionally filled with blanketed CVD tungsten deposition, followed by a chemical mechanical polishing (CMP) of the tungsten metal layer to form viaplugs 60′. The copper layer is usually formed by electroplating method and damascene process as follows: (1) depositing a copper diffusion barrier layer (such as oxynitride or nitride layer of thickness between 0.05 and 0.25 μm); (2) depositing adielectric layer 30 of a thickness between 0.1 and 2.5 μm, preferred between 0.3 and 1.5 μm by PECVD, spin-on coating, and/or High-Density Plasma (HDP) CVD methods; (3) patterning thedielectric layer 30 by depositing a photoresist layer with a thickness of between 0.1 and 4 μm, and preferably of between 0.3 and 2 μm, then exposing and developing the photoresist layer to form openings and/or trenches, and then stripping the photoresist layer; (4) depositing an adhesion/barrier layer and an electroplating seed layer by sputtering and/or CVD methods. The adhesion/barrier layer comprises Ta, TaN, TiN, Ti or TiW or a composite layer formed by above materials. The electroplating seed layer, formed on the adhesion/barrier layer, is usually a copper layer formed by sputtering Cu or CVD copper or a CVD Cu followed by a sputtering Cu; (5) electroplating a copper layer over the electroplating seed layer to a thickness between 0.05 and 2 μm, preferred between 0.2 and lam; (6) removing the electroplated copper layer, the electroplating seed layer and the adhesion/barrier layer not in the openings or trenches of thedielectric layer 30 by polishing (preferred chemical mechanical polishing, CMP) the wafer until the dielectric layer underlying the adhesion/barrier layer exposed. Only the metals in the openings or trenches remain after CMP; and the remained metals are used as metal conductors (lines, traces and/or planes) or viaplugs 60′ connecting two adjacent metal layers 60. As another alternative, a double-damascene process is used to form metal via plugs and metal traces, lines, or planes simultaneously with one electroplating process, one CMP process. Two photolithography processes, and two dielectric depositing processes are applied in the double-damascene process. The double-damascene process adds more process steps of deposing and patterning another layer of dielectrics between step (3) of patterning a dielectric layer and step (4) of depositing the metal layer in the above single damascene process. Thedielectric layer 30 is formed by CVD (Chemical Vapor Deposition), PECVD (Plasma-Enhanced CVD), High-Density-Plasma (HDP) CVD, or a spin-on method. The materials ofdielctric layers 30 comprise layers of silicon oxide, silicon nitride, silicon oxynitride, PECVD TEOS, Spin-On Glass (SOG, silicate-based or siloxane-based), Fluorinated Silicate Glass (FSG), or a low-K dielectric material such as Black Diamond (generated by machines of Applied Materials, Inc.), or ULK CORAL (generated by machines of Novellus Inc.), or SiLK (of IBM Corp.) low k dielectrics. The PECVD silicon oxide or PECVD TEOS or HDP oxide has a dielectric constant K between 3.5 and 4.5; the PECVD FSG or HDP FSG has a K value between 3.0 and 3.5, and the low K dielectric material has a K value between 1.5 and 3.0. The low K dielectric material, such as Black Diamond, is porous, and comprises hydrogen and carbon in addition to silicon and oxygen, the formula is HwCxSiyOz. The fine-line dielectric layers 30 usually comprise inorganic materials, which is to achieve a thicker than 2 μm layer. Each of thedielectric layers 30 has a thickness between 0.05 and 2 μm. The vias 30′ in thedielectric layer 30 is formed by wet and/or dry etching with photoresist patterning, preferred dry etching. The dry etch species comprise fluorine plasma. - Reference number of 5 indicates a passivation layer. The
passivation layer 5 plays a very important role in this invention. Thepassivation layer 5 has been a major element in the IC industry. As described in “Silicon Processing in the VLSI era”Volume 2, by S. Wolf, published by Lattice Press, 1990, thepassivation layer 5 is used to be defined as the final layer in the conventional IC process, and is deposited over the entire top surface of the wafer. Thepassivation layer 5 is an insulating, protective layer that prevents mechanical and chemical damage during assembly and packaging. In addition to preventing mechanical scratch, it prevents the penetration of mobile ions, such as sodium, and transition metal, such as gold, copper, into the underlying IC devices. It also protects the underlying devices and interconnection (metals and dielectrics) from moisture penetration or other containments. Thepassivation layer 5 usually comprises a silicon-nitride layer with a thickness of between 0.2 and 1.5 μm, and preferably of between 0.3 and 1.0 μm, and/or a silicon-oxynitride layer with a thickness of between 0.2 and 1.5 μm, and preferably of between 0.3 and 1.0 μm. Other materials used in thepassivation layer 5 are PECVD silicon oxide, PETEOS oxide, phosphosilicate glass (PSG), borophosphos silicate glass (BPSG), high-density plasma (HDP) oxide. - For example, the
passivation layer 5 may be formed by depositing an oxide layer with a thickness of between 0.1 and lm, and preferably of between 0.3 and 0.7 μm, and then depositing a nitride layer with a thickness of between 0.25 and 1.2 μm, and preferably of between 0.35 and 1 μm, on the oxide layer, wherein the oxide layer can be PECVD silicon oxide, PETEOS oxide or high-density plasma (HDP) oxide. This type of thepassivation layer 5 is usually used for the case when the metal interconnection under thepassivation layer 5 is formed by a process including an aluminum sputtering process and an aluminum etching process. - Alternatively, the
passivation layer 5 may be formed by depositing an oxynitride layer with a thickness of between 0.05 and 0.35 μm, and preferably of between 0.1 and 0.2 μm, next depositing a first oxide layer with a thickness of 0.2 and 1.2 μm, and preferably of between 0.3 and 0.6 μm, on the oxynitride layer, next depositing a nitride layer with a thickness of between 0.2 and 1.2 μm, and preferably of between 0.3 and 0.5 μm, on the first oxide layer, and then depositing a second oxide layer with a thickness of between 0.2 and 1.2 μm, and preferably of between 0.3 and 0.6 μm, on the nitride layer, wherein the first and second oxide layers can be PECVD silicon oxide, PETEOS oxide or high-density plasma (HDP) oxide. This type ofpassivation layer 5 is usually used for the case when the metal interconnection under thepassivation layer 5 is formed by a process including a copper electroplating process, a chemical mechanical polishing (CMP) process, and a copper damascene process. - The above description and specification for the
substrate 1, thedevice layer 2, the fine-line metal scheme 6, thedielectric layer 30 and thepassivation layer 5 can be applied to the first, second, third and fourth embodiments of this invention. -
Openings 50 are formed in thepassivation layer 5 by wet and/or dry etching, preferred dry etching. The specification of theopenings 50 and the process of forming the same can be applied to (1)openings openings openings openings passivation opening 50 can be between 0.1 and 200 micrometers, between 1 and 100 μm or between 0.5 and 30 μm. The shape of the opening 50 from a top view may be a circle, and the diameter of the circle-shapedopening 50 may be between 0.1 and 30 μm or between 30 and 200 μm. Alternatively, the shape of the opening 50 from a top view may be a square, and the width of the square-shapedopening 50 may be between 0.1 and 30 μm or between 30 and 200 μm. Alternatively, the shape of the opening 50 from a top view may be a polygon, such as hexagon or octagon, and the polygon-shapedopening 50 may have a width of between 0.1 and 30 μm or between 30 and 200 μm. Alternatively, the shape of the opening 50 from a top view may be a rectangle, and the rectangle-shapedopening 50 may have a shorter width of between 0.1 and 30 μm or between 30 and 200 μm. The width of theopenings passivation layer 5 for the internal circuits 20 (comprising 21, 22, 23 and 24) is between 0.1 and 100 μm, preferred between 0.1 and 30 μm. Thepassivation openings voltage converter 41, thepassivation openings chip circuits passivation openings ESD circuit 44 may have a width greater than those of theopenings passivation openings voltage converter 41, thepassivation openings chip circuits passivation openings ESD circuit 44 may have a width greater than those of theopenings passivation openings 50 expose metal pads of the top-most layer of fine-line metal layers 60 for electrical contacts of the over-passivation metals. - The finished
conventional chip 10 on a silicon wafer is fabricated using different generations of IC process technologies, such as 1 μm, 0.8 μm, 0.6 μm, 0.5 μm, 0.35 μm, 0.25 μm, 0.18 μm, 0.25 μm, 0.13 μm, 90 nm, 65 nm, 45 nm, 35 nm, 25 nm technologies, defined by the gate length or effective channel length of theMOS transistors 2′. TheIC chip 10 on the silicon wafer is processed using photolithography process. The photolithography process comprises coating, exposing and developing the photoresist. The photoresist used to process thechip 10 has a thickness of between 0.1 and 4 μm. A 5× stepper or a scanner exposes the phoresist. The 5× means that the dimension on a photo mask (usual made of quartz) is reduced on the wafer when light beam is projected from the photo mask onto the wafer, and the dimension of a feature on the photo mask is 5 times of the dimension on the wafer. The scanner is used in advanced generations of IC process technologies, and is usually with 4× dimension reduction to improve the resolution. The wavelength of the light beam used in the stepper or the scanner is 436 nm (g-line), 365 nm (i-line), 248 nm (Deep Ultraviolet, DUV), 193 nm (DUV), or 157 nm (DUV), or 13.5 nm (Extreme UW, EUV). The high-index immersion photolithography is also used to achieve fine-line features in theIC chip 10. - The
conventional IC chip 10 in the silicon wafer is processed in a clean room withClass 10 or better, forexample Class 1. AClass 10 clean room allows maximum number of particles per cubic foot: 1 larger than 1 μm, 10 larger than 0.5 μm, 30 larger than 0.3 μm, 75 larger than 0.2 μm, 350 larger than 0.1 μm, while aClass 1 clean room allows maximum number of particles per cubic foot: 1 larger than 0.5 μm, 3 larger than 0.3 μm, 7 larger than 0.2 μm, 35 larger than 0.1 μm. - When copper is used as the fine-line metal layers 60, and exposed by the
openings 50 in thepassivation layer 5, ametal cap 66, comprising 661, 662, 664, 669 and 669′, is used to protect the exposed copper pad from corrosion, and also can be used for wirebonding in theconventional IC chip 10, as shown inFIG. 15B . Themetal cap 66 having a thickness of between 0.4 and 3 μm comprises an aluminum-containing layer (such as aluminum layer, aluminum-copper alloy layer or Al—Si—Cu alloy layer), a gold layer, a Ti layer, a TiW layer, a Ta layer, a TaN layer, or a Ni layer. If themetal cap 66 is an aluminum-containing layer (such as aluminum layer, aluminum-copper alloy layer or Al—Si—Cu alloy layer), a barrier layer having a thickness of between 0.01 and 0.7 μm is formed between the copper pad and thealuminum cap 66, and the barrier layer comprises Ti, TiW, TiN, Ta, TaN, Cr or Ni. For example, a barrier layer having a thickness of between 0.01 and 0.7 μm can be formed on the copper pad exposed by theopening 50, and an aluminum-containing layer having a thickness of between 0.4 and 3 μm is formed on the barrier layer, wherein the barrier layer may be made of titanium, a titanium-tungsten alloy, titanium nitride, tantalum, tantalum nitride, chromium or alloy of refractory metal, and the aluminum-containing layer may be an aluminum layer, an aluminum-copper alloy layer or an Al—Si—Cu alloy layer. TheIC chip 10 withmetal caps 66 can be used as options in all embodiments in this invention. -
FIGS. 15C-15K show process steps of fabricating an over-passivation scheme 8 over theconventional IC chip 10 shown inFIG. 15A orFIG. 15B . The process steps shown inFIGS. 15C-15K are used to form the structure shown inFIG. 10E , for example, with two layers of over-passivation metals, and with a complete design architecture for interconnecting theinternal circuits 20 and off-chip circuits 40. This example shows two over-passivation metal layers, while one metal layer, three metal layers, four metal layers or more metal layers over thepassivation layer 5 can be formed using the same or similar methods, and the same or similar specification described inFIGS. 15C-15K . In other words, the following description and specification apply to all embodiments in this invention. - Refer to
FIG. 15K now, an over-passivation scheme 8 is formed over a starting material, which is a chip 10 (described inFIG. 15A orFIG. 15B ) fabricated in a conventional IC fab. The over-passivation scheme 8 comprisesover-passivation metals 80 and over-passivation polymers orinsulators 90. Theover-passivation metals 80 comprise one, two, three, four or more metal layers. In the example of comprising two metal layers, theover-passivation metals 80 comprise afirst metal layer 801 and asecond metal layer 802. The specification of thefirst metal layer 801 and the process of forming the same can be applied to (1) 811 and 821 in the first embodiment; (2) 831 in the second embodiment; (3) 831 in the third embodiment; (4) 811 and 821 in the fourth embodiment. The specification of thesecond metal layer 802 and the process of forming the same can be applied to (1) 812 in the first embodiment; (2) 832 in the second embodiment; (3) 832 in the third embodiment; (4) 812 in the fourth embodiment. - The metals used in the over-passivation metal layers 80 are mainly copper, gold, silver, palladium, rhodium, platinum, ruthenium, and nickel. The metal line, trace, or plane in the
over-passivation metal scheme 80 usually comprises composite layers of metals in a stack. The cross-section inFIG. 15K show twocomposite layers composite layers 8111 and 8112 of the patternedcircuit layer 811, respectively, inFIGS. 3B , 14B and 14D, as the two composite layers 8211 and 8212 of the patternedcircuit layer 821, respectively, inFIGS. 3C and 14C , as the twocomposite layers circuit layer 812, respectively, inFIGS. 3C and 14C , as the twocomposite layers circuit layer 831, respectively, inFIGS. 7B , 7C, 7D, 10B, 10C, 10D, 10E, 10F, 10G, 10H and 10I, and as the twocomposite layers 8321 and 8322 of the patternedcircuit layer 832, respectively, inFIGS. 7C , 10C and 10E. The bottom layer of each over-passivation metal layers 80 is an adhesion/barrier/seed layer 8001 (comprising 8011 and 8021), comprising an adhesion/barrier layer (not shown) and a seed layer (not shown) on the adhesion/barrier layer. The specification of the adhesion/barrier/seed layers 8001 (comprising 8011 and 8021) and the process of forming the same can be applied to (1) adhesion/barrier/seed layers 8111, 8121 and 8211 in the first embodiment; (2) adhesion/barrier/seed layers seed layers seed layers 8111, 8211 and 8121 in the fourth embodiment. The top layer of each over-passivation metal layers 80 is a conductionbulk metal layer 8002, comprising 8012 and 8022. The specification of the conduction bulk metal layers 8002 (comprising 8012 and 8022) and the process of forming the same can be applied to (1) conductionbulk metal layers bulk metal layers 8312 and 8322 in the second embodiment; (3) conductionbulk metal layers 8312 and 8322 in the third embodiment; (4) conductionbulk metal layers - The material of the adhesion/barrier layer at the bottom of the adhesion/barrier/
seed layer 8001 can be Ti (titanium), W, Co, Ni, TiN (titanium nitride), TiW (titanium-tungsten alloy), V, Cr (chromium), Cu, CrCu, Ta (tantalum), TaN (tantalum nitride), or alloy or composite layer of above materials. The adhesion/barrier layer can be formed by electroplating, electroless plating, chemical vapor deposition (CVD), or PVD (such as sputtering or evaporation), preferred deposited by PVD (physical vapour deposition) such as metal sputtering process. The thickness of the adhesion/barrier layer is between 0.02 and 0.8 μm, preferred between 0.05 and 0.5 μm. - For example, the adhesion/barrier layer at the bottom of the adhesion/barrier/
seed layer 8011 may be formed by sputtering a titanium layer with a thickness of between 0.02 and 0.8 μm, and preferably of between 0.05 and 0.5 μm, on apolymer layer 95 and on pads, principally made of aluminum, exposed byopenings 950 in thepolymer layer 95. Alternatively, the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8011 may be formed by sputtering a titanium-tungsten-alloy layer with a thickness of between 0.02 and 0.8 μm, and preferably of between 0.05 and 0.5 μm, on thepolymer layer 95 and on the pads, principally made of aluminum, exposed by theopenings 950 in thepolymer layer 95. Alternatively, the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8011 may be formed by sputtering a titanium-nitride layer with a thickness of between 0.02 and 0.8 μm, and preferably of between 0.05 and 0.5 μm, on thepolymer layer 95 and on the pads, principally made of aluminum, exposed by theopenings 950 in thepolymer layer 95. Alternatively, the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8011 may be formed by sputtering a chromium layer with a thickness of between 0.02 and 0.8 μm, and preferably of between 0.05 and 0.5 μm, on thepolymer layer 95 and on the pads, principally made of aluminum, exposed by theopenings 950 in thepolymer layer 95. Alternatively, the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8011 may be formed by sputtering a tantalum-nitride layer with a thickness of between 0.02 and 0.8 μm, and preferably of between 0.05 and 0.5 μm, on thepolymer layer 95 and on the pads, principally made of aluminum, exposed by theopenings 950 in thepolymer layer 95. Alternatively, the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8011 may be formed by sputtering a tantalum layer with a thickness of between 0.02 and 0.8 μm, and preferably of between 0.05 and 0.5 μm, on thepolymer layer 95 and on the pads, principally made of aluminum, exposed by theopenings 950 in thepolymer layer 95. - For example, the adhesion/barrier layer at the bottom of the adhesion/barrier/
seed layer 8011 may be formed by sputtering a titanium layer with a thickness of between 0.02 and 0.8 μm, and preferably of between 0.05 and 0.5 μm, on thepolymer layer 95 and on the pads, principally made of copper, exposed by theopenings 950 in thepolymer layer 95. Alternatively, the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8011 may be formed by sputtering a titanium-tungsten-alloy layer with a thickness of between 0.02 and 0.8 μm, and preferably of between 0.05 and 0.5 μm, on thepolymer layer 95 and on the pads, principally made of copper, exposed by theopenings 950 in thepolymer layer 95. Alternatively, the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8011 may be formed by sputtering a titanium-nitride layer with a thickness of between 0.02 and 0.8 μm, and preferably of between 0.05 and 0.5 μm, on thepolymer layer 95 and on the pads, principally made of copper, exposed by theopenings 950 in thepolymer layer 95. Alternatively, the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8011 may be formed by sputtering a chromium layer with a thickness of between 0.02 and 0.8 μm, and preferably of between 0.05 and 0.5 μm, on thepolymer layer 95 and on the pads, principally made of copper, exposed by theopenings 950 in thepolymer layer 95. Alternatively, the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8011 may be formed by sputtering a tantalum-nitride layer with a thickness of between 0.02 and 0.8 μm, and preferably of between 0.05 and 0.5 μm, on thepolymer layer 95 and on the pads, principally made of copper, exposed by theopenings 950 in thepolymer layer 95. Alternatively, the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8011 may be formed by sputtering a tantalum layer with a thickness of between 0.02 and 0.8 μm, and preferably of between 0.05 and 0.5 μm, on thepolymer layer 95 and on the pads, principally made of copper, exposed by theopenings 950 in thepolymer layer 95. - For example, the adhesion/barrier layer at the bottom of the adhesion/barrier/
seed layer 8011 may be formed by sputtering a titanium layer with a thickness of between 0.02 and 0.8 μm, and preferably of between 0.05 and 0.5 μm, on thepolymer layer 95 and on the aluminum-containing layer (such as aluminum layer, aluminum-copper alloy layer or Al—Si—Cu alloy layer), exposed by theopenings 950 in thepolymer layer 95, of the metal caps 66 over the copper pads. Alternatively, the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8011 may be formed by sputtering a titanium-tungsten-alloy layer with a thickness of between 0.02 and 0.8 μm, and preferably of between 0.05 and 0.5 μm, on thepolymer layer 95 and on the aluminum-containing layer (such as aluminum layer, aluminum-copper alloy layer or Al—Si—Cu alloy layer) of the metal caps 66, exposed by theopenings 950 in thepolymer layer 95, over the copper pads. Alternatively, the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8011 may be formed by sputtering a titanium-nitride layer with a thickness of between 0.02 and 0.8 μm, and preferably of between 0.05 and 0.5 μm, on thepolymer layer 95 and on the aluminum-containing layer (such as aluminum layer, aluminum-copper alloy layer or Al—Si—Cu alloy layer), exposed by theopenings 950 in thepolymer layer 95, of the metal caps 66 over the copper pads. Alternatively, the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8011 may be formed by sputtering a chromium layer with a thickness of between 0.02 and 0.8 μm, and preferably of between 0.05 and 0.5 μm, on thepolymer layer 95 and on the aluminum-containing layer (such as aluminum layer, aluminum-copper alloy layer or Al—Si—Cu alloy layer) of the metal caps 66, exposed by theopenings 950 in thepolymer layer 95, over the copper pads. Alternatively, the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8011 may be formed by sputtering a tantalum-nitride layer with a thickness of between 0.02 and 0.8 μm, and preferably of between 0.05 and 0.5 μm, on thepolymer layer 95 and on the aluminum-containing layer (such as aluminum layer, aluminum-copper alloy layer or Al—Si—Cu alloy layer), exposed by theopenings 950 in thepolymer layer 95, of the metal caps 66 over the copper pads. Alternatively, the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8011 may be formed by sputtering a tantalum layer with a thickness of between 0.02 and 0.8 μm, and preferably of between 0.05 and 0.5 μm, on thepolymer layer 95 and on the aluminum-containing layer (such as aluminum layer, aluminum-copper alloy layer or Al—Si—Cu alloy layer) of the metal caps 66, exposed by theopenings 950 in thepolymer layer 95, over the copper pads. - For example, the adhesion/barrier layer at the bottom of the adhesion/barrier/
seed layer 8021 may be formed by sputtering a titanium layer with a thickness of between 0.02 and 0.8 μm, and preferably of between 0.05 and 0.5 μm, on apolymer layer 98 and on a gold layer of theconduction bulk layer 8012 exposed byopenings 980 in thepolymer layer 98. Alternatively, the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8021 may be formed by sputtering a titanium-tungsten-alloy layer with a thickness of between 0.02 and 0.8 μm, and preferably of between 0.05 and 0.5 μm, on thepolymer layer 98 and on the gold layer of theconduction bulk layer 8012 exposed by theopenings 980 in thepolymer layer 98. Alternatively, the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8021 may be formed by sputtering a titanium-nitride layer with a thickness of between 0.02 and 0.8 μm, and preferably of between 0.05 and 0.5 μm, on thepolymer layer 98 and on the gold layer of theconduction bulk layer 8012 exposed by theopenings 980 in thepolymer layer 98. Alternatively, the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8021 may be formed by sputtering a chromium layer with a thickness of between 0.02 and 0.8 μm, and preferably of between 0.05 and 0.5 μm, on thepolymer layer 98 and on the gold layer of theconduction bulk layer 8012 exposed by theopenings 980 in thepolymer layer 98. Alternatively, the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8021 may be formed by sputtering a tantalum-nitride layer with a thickness of between 0.02 and 0.8 μm, and preferably of between 0.05 and 0.5 μm, on thepolymer layer 98 and on the gold layer of theconduction bulk layer 8012 exposed by theopenings 980 in thepolymer layer 98. Alternatively, the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8021 may be formed by sputtering a tantalum layer with a thickness of between 0.02 and 0.8 μm, and preferably of between 0.05 and 0.5 μm, on thepolymer layer 98 and on the gold layer of theconduction bulk layer 8012 exposed by theopenings 980 in thepolymer layer 98. - For example, the adhesion/barrier layer at the bottom of the adhesion/barrier/
seed layer 8021 may be formed by sputtering a titanium layer with a thickness of between 0.02 and 0.8 μm, and preferably of between 0.05 and 0.5 μm, on apolymer layer 98 and on a copper layer of theconduction bulk layer 8012 exposed bymultiple openings 980 in thepolymer layer 98. Alternatively, the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8021 may be formed by sputtering a titanium-tungsten-alloy layer with a thickness of between 0.02 and 0.8 μm, and preferably of between 0.05 and 0.5 μm, on thepolymer layer 98 and on the copper layer of theconduction bulk layer 8012 exposed by theopenings 980 in thepolymer layer 98. Alternatively, the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8021 may be formed by sputtering a titanium-nitride layer with a thickness of between 0.02 and 0.8 μm, and preferably of between 0.05 and 0.5 μm, on thepolymer layer 98 and on the copper layer of theconduction bulk layer 8012 exposed by theopenings 980 in thepolymer layer 98. Alternatively, the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8021 may be formed by sputtering a chromium layer with a thickness of between 0.02 and 0.8 μm, and preferably of between 0.05 and 0.5 μm, on thepolymer layer 98 and on the copper layer of theconduction bulk layer 8012 exposed by theopenings 980 in thepolymer layer 98. Alternatively, the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8021 may be formed by sputtering a tantalum-nitride layer with a thickness of between 0.02 and 0.8 μm, and preferably of between 0.05 and 0.5 μm, on thepolymer layer 98 and on the copper layer of theconduction bulk layer 8012 exposed by theopenings 980 in thepolymer layer 98. Alternatively, the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8021 may be formed by sputtering a tantalum layer with a thickness of between 0.02 and 0.8 μm, and preferably of between 0.05 and 0.5 μm, on thepolymer layer 98 and on the copper layer of theconduction bulk layer 8012 exposed by theopenings 980 in thepolymer layer 98. - The seed layer at the top of the adhesion/barrier/
seed layer 8001, for the subsequent electroplating process, usually formed by electroplating, electroless, CVD, or PVD (such as sputtering), preferred deposited by PVD such as metal sputtering process. The material used for the seed layer, usually made of the same metal material as the conduction bulk metal formed in the subsequent electroplating process, can be Au, Cu, Ag, Ni, Pd, Rh, Pt or Ru. The material of the seed layer varies with the material of the electroplated metal layer formed on the seed layer. When a gold layer is to be electroplated on the seed layer, gold is a preferable material to the seed layer. When a copper layer is to be electroplated on the seed layer, copper is a preferable material to the seed layer. The thickness of the electroplating seed layer is between 0.05 and 1.2 μm, preferred between 0.05 and 0.8 μm. - For example, when the adhesion/barrier layer at the bottom of the adhesion/barrier/
seed layer 8001 is formed by sputtering a titanium layer with a thickness of between 0.02 and 0.8 μm, and preferably of between 0.05 and 0.5 μm, the seed layer at the top of the adhesion/barrier/seed layer 8001 can be formed by sputtering a gold layer with a thickness of between 0.05 and 1.2 μm, and preferably of between 0.05 and 0.8 μm, on the titanium layer. When the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8001 is formed by sputtering a titanium-tungsten-alloy layer with a thickness of between 0.02 and 0.8 μm, and preferably of between 0.05 and 0.5 μm, the seed layer at the top of the adhesion/barrier/seed layer 8001 can be formed by sputtering a gold layer with a thickness of between 0.05 and 1.2 μm, and preferably of between 0.05 and 0.8 μm, on the titanium-tungsten-alloy layer. When the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8001 is formed by sputtering a titanium-nitride layer with a thickness of between 0.02 and 0.8 μm, and preferably of between 0.05 and 0.5 μm, the seed layer at the top of the adhesion/barrier/seed layer 8001 can be formed by sputtering a gold layer with a thickness of between 0.05 and 1.2 μm, and preferably of between 0.05 and 0.8 μm, on the titanium-nitride layer. When the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8001 is formed by sputtering a chromium layer with a thickness of between 0.02 and 0.8 μm, and preferably of between 0.05 and 0.5 μm, the seed layer at the top of the adhesion/barrier/seed layer 8001 can be formed by sputtering a gold layer with a thickness of between 0.05 and 1.2 μm, and preferably of between 0.05 and 0.8 μm, on the chromium layer. When the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8001 is formed by sputtering a tantalum-nitride layer with a thickness of between 0.02 and 0.8 μm, and preferably of between 0.05 and 0.5 μm, the seed layer at the top of the adhesion/barrier/seed layer 8001 can be formed by sputtering a gold layer with a thickness of between 0.05 and 1.2 μm, and preferably of between 0.05 and 0.8 μm, on the tantalum-nitride layer. When the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8001 is formed by sputtering a tantalum layer with a thickness of between 0.02 and 0.8 μm, and preferably of between 0.05 and 0.5 μm, the seed layer at the top of the adhesion/barrier/seed layer 8001 can be formed by sputtering a gold layer with a thickness of between 0.05 and 1.2 μm, and preferably of between 0.05 and 0.8 μm, on the tantalum layer. - For example, when the adhesion/barrier layer at the bottom of the adhesion/barrier/
seed layer 8001 is formed by sputtering a titanium layer with a thickness of between 0.02 and 0.8 μm, and preferably of between 0.05 and 0.5 μm, the seed layer at the top of the adhesion/barrier/seed layer 8001 can be formed by sputtering a copper layer with a thickness of between 0.05 and 1.2 μm, and preferably of between 0.05 and 0.8 μm, on the titanium layer. When the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8001 is formed by sputtering a titanium-tungsten-alloy layer with a thickness of between 0.02 and 0.8 μm, and preferably of between 0.05 and 0.5 μm, the seed layer at the top of the adhesion/barrier/seed layer 8001 can be formed by sputtering a copper layer with a thickness of between 0.05 and 1.2 μm, and preferably of between 0.05 and 0.8 μm, on the titanium-tungsten-alloy layer. When the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8001 is formed by sputtering a titanium-nitride layer with a thickness of between 0.02 and 0.8 μm, and preferably of between 0.05 and 0.5 μm, the seed layer at the top of the adhesion/barrier/seed layer 8001 can be formed by sputtering a copper layer with a thickness of between 0.05 and 1.2 μm, and preferably of between 0.05 and 0.8 μm, on the titanium-nitride layer. When the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8001 is formed by sputtering a chromium layer with a thickness of between 0.02 and 0.8 μm, and preferably of between 0.05 and 0.5 μm, the seed layer at the top of the adhesion/barrier/seed layer 8001 can be formed by sputtering a copper layer with a thickness of between 0.05 and 1.2 μm, and preferably of between 0.05 and 0.8 μm, on the chromium layer. When the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8001 is formed by sputtering a tantalum-nitride layer with a thickness of between 0.02 and 0.8 μm, and preferably of between 0.05 and 0.5 μm, the seed layer at the top of the adhesion/barrier/seed layer 8001 can be formed by sputtering a copper layer with a thickness of between 0.05 and 1.2 μm, and preferably of between 0.05 and 0.8 μm, on the tantalum-nitride layer. When the adhesion/barrier layer at the bottom of the adhesion/barrier/seed layer 8001 is formed by sputtering a tantalum layer with a thickness of between 0.02 and 0.8 μm, and preferably of between 0.05 and 0.5 μm, the seed layer at the top of the adhesion/barrier/seed layer 8001 can be formed by sputtering a copper layer with a thickness of between 0.05 and 1.2 μm, and preferably of between 0.05 and 0.8 μm, on the tantalum layer. - The
conduction bulk layer 8002 is formed for the low resistance conduction, usually formed by electroplating, with a thickness between 2 and 100m, preferred between 3 and 20 μm. The metal material of theconduction bulk layer 8002, formed by a process including an electroplating process or an electroless plating process, comprises Au, Cu, Ag, Ni, Pd, Rh, Pt or Ru. - For example, the
conduction bulk layer 8002 may be formed by electroplating a gold layer with a thickness of between 2 and 100 μm, and preferably of between 3 and 20 μm, on the seed layer, made of gold, at the top of the adhesion/barrier/seed layer 8001. Alternatively, theconduction bulk layer 8002 may be formed by electroplating a copper layer with a thickness of between 2 and 100m, and preferably of between 3 and 20 μm, on the seed layer, made of copper, at the top of the adhesion/barrier/seed layer 8001. Alternatively, theconduction bulk layer 8002 may be formed by electroplating a copper layer with a thickness of between 1.5 and 90 μm, and preferably of between 2.5 and 10 μm, on the seed layer, made of copper, at the top of the adhesion/barrier/seed layer 8001, and then electroplating a gold layer with a thickness of between 0.5 and 10 μm on the copper layer, wherein the thickness of the copper layer and the gold layer is between 2 and 100 μm, and preferably of between 3 and 20 μm. Alternatively, theconduction bulk layer 8002 may be formed by electroplating a copper layer with a thickness of between 3 and 20 μm, and preferably of between 3 and 15 μm, on the seed layer, made of copper, at the top of the adhesion/barrier/seed layer 8001, then electroplating a nickel layer with a thickness of between 0.5 and 5 μm, and preferably of between 1 and 3 μm, on the copper layer, and then electroplating a gold layer with a thickness of between 0.03 and 0.5 μm, and preferably of between 0.05 and 0.1 μm, on the nickel layer. Alternatively, theconduction bulk layer 8002 may be formed by electroplating a copper layer with a thickness of between 3 and 20 μm, and preferably of between 3 and 15 μm, on the seed layer, made of copper, at the top of the adhesion/barrier/seed layer 8001, then electroplating a nickel layer with a thickness of between 0.5 and 5 μm, and preferably of between 1 and 3 μm, on the copper layer, and then electroless plating a gold layer with a thickness of between 0.03 and 0.5 μm, and preferably of between 0.05 and 0.1 μm, on the nickel layer. Alternatively, theconduction bulk layer 8002 may be formed by electroplating a copper layer with a thickness of between 3 and 20 μm, and preferably of between 3 and 15 μm, on the seed layer, made of copper, at the top of the adhesion/barrier/seed layer 8001, then electroplating a nickel layer with a thickness of between 0.5 and 5 μm, and preferably of between 1 and 3 μm, on the copper layer, and then electroplating a palladium layer with a thickness of between 0.03 and 0.5 μm, and preferably of between 0.05 and 0.1 μm, on the nickel layer. Alternatively, theconduction bulk layer 8002 may be formed by electroplating a copper layer with a thickness of between 3 and 20 μm, and preferably of between 3 and 15 μm, on the seed layer, made of copper, at the top of the adhesion/barrier/seed layer 8001, then electroplating a nickel layer with a thickness of between 0.5 and 5 μm, and preferably of between 1 and 3 μm, on the copper layer, and then electroless plating a palladium layer with a thickness of between 0.03 and 0.5 μm, and preferably of between 0.05 and 0.1 μm, on the nickel layer. - As an option, a cap/barrier metal layer (not shown) for protection or diffusion barrier purpose is added. The cap/barrier layer can be formed by electroplating, electroless plating, CVD or PVD sputtered metal, preferred deposited by electroplating. The thickness of the cap/barrier layer is of a range between 0.05 and 5 μm, preferred 0.5 and 3 μm. The cap/barrier layer can be a Ni, Co or V layer. As another option, an assembly-contact layer (not shown) over the conduction
bulk metal layer 8002 and the cap/barrier layer (not shown) for assembly or packaging purpose, especially for the top-most metal layer of the over-passivation metals 80 (in one or more metal layers with polymer dielectric between two adjacent metal layers). - Openings 990 (comprising 9919 and 9929 in the first embodiment, 9939 and 9939′ in the third embodiment, 9949 and 9949′ in the fourth embodiment) in the
top-most polymer layer 99 expose the surface of pads 8000 (comprising 8110 and 8120 in the first embodiment, 8310 and 8320 in the third embodiment, 8110 and 8120 in the fourth embodiment) of the topmost over-passivation metal layer. The assembly-contact metal layer is wirebondable and/or solder wettable used for wirebonding, gold connection, solder ball mounting, and/or solder connection. The assembly-contact metal layer can be Au, Ag, Pt, Pd, Rh or Ru. Joining to the assembly-contact metal layer exposed by thepolymer openings 900 can be a bonding wire, a solder ball (solder ball mounting), a metal ball (metal ball mounting), a metal bumps on the other substrate or chip, a gold bump on the other substrate or chip, a metal post on the other substrate or chip, a copper post on the other substrate or chip. - For the conventional IC contact pads made of sputtered aluminum or electroplated Cu (formed by CMP damascene process), the over-passivation metal lines, traces or planes can be, as some examples, one of the following stacks, from bottom to top: (1) TiW/sputtered seed Au/electroplated Au, (2) Ti/sputtered seed Au/electroplated Au, (3) Ta/sputtered seed Au/electroplated Au, (4) Cr/sputtered seed Cu/electroplated Cu, (5) TiW/sputtered seed Cu/electroplated Cu, (6) Ta/sputtered seed Cu/electroplated Cu, (7) Ti/sputtered seed Cu/electroplated Cu, (8) Cr. TiW, Ti or Ta/sputtered seed Cu/electroplated Cu/electroplated Ni, (9) Cr, TiW, Ti or Ta/sputtered seed Cu/electroplated Cu/electroplated Ni/electroplated Au, Ag, Pt, Pd, Rh or Ru, (10) Cr, TiW, Ti or Ta/sputtered seed Cu/electroplated Cu/electroplated Ni/electroless Au, Ag, Pt, Pd, Rh or Ru. Each of over-passivation metal layers 80 has thickness between 2 and 150 μm, preferred between 3 and 20 μm, with horizontal design rules (the width) of over-passivation metal lines or traces between 1 and 200 μm, preferred 2 and 50 μm. An over-passivation metal plane is also preferred, particularly for power, or ground plane, with a width greater than 200 μm. The minimum space between two adjacent metal lines, traces and/or planes is between 1 and 500 μm, preferred 2 and 150 μm.
- In some application of this invention, the metal lines, traces or planes can only comprise sputtered aluminum with thickness between 2 and 6 μm, preferred between 3 and 5 μm, with an optional adhesion/barrier layer (comprising Ti, TiW, TiN, Ta or TaN layer) under the aluminum layer.
- Referring to
FIG. 15L , as an option, acontact structure 89 is formed over thepad 8000, exposed by theopening 990, of theover-passivation metal scheme 80. Thecontact structure 89 can be a metal bump, a solder bump, a solder ball, a gold bump, a copper bump, a metal pad, a solder pad, a gold pad, a metal post, a solder post, a gold post or a copper post. Under thecontact structure 89 is an adhesion/barrier layer 891. The adhesion/barrier layer 891 comprises Au, Ti, TiW, TiN, Cr, Cu, CrCu, Ta, TaN, Ni, NiV, V or Co layer, or composite layers of the above materials. The preferred stacks of the contact structure 89 (including adhesion/barrier layer 891), from the bottom to the top are (1) Ti/Au pad (Au layer thickness 1-10 μm), (2) TiW/Au pad (Au layer thickness 1-10 μm), (3) Ni/Au pad (Ni layer thickness 0.5-10 μm, Au layer thickness 0.2-10 μm), (4) Ti/Au bump (Au layer thickness 7-40 μm), (5) TiW/Au bump (Au layer thickness 7-40 μm), (6) Ni/Au bump (Ni layer thickness 0.5-10 μm, Au layer thickness 7-40 μm), (7) Ti, TiW or Cr/Cu/Ni/Au pad, (copper layer thickness 0.1-10 μm, Au layer thickness 0.2-10 μm), (8) Ti, TiW, Cr. CrCu or NiV/Cu/Ni/Au bump, (copper layer thickness 0.1-10 μm, Au layer thickness 7-40 μm), (9) Ti, TiW, Cr, CrCu or NiV/Cu/Ni/solder pad, (copper layer thickness 0.1-10 μm, solder layer thickness 0.2-30 μm), (10) Ti, TiW, Cr, CrCu or NiV/Cu/Ni/solder bump or solder ball, (copper layer thickness 0.1-10 μm, solder layer thickness 10-500 μm), (11) Ti, TiW, Cr, CrCu or NiV/Cu post, (copper layer thickness 10-300 μm), (11) Ti, TiW, Cr, CrCu or NiV/Cu post/Ni, (copper layer thickness 10-300 μm), (12) Ti, TiW, Cr, CrCu or NiV/Cu post/Ni/Solder (copper layer thickness 10-300 μm, solder layer thickness 1-20 μm), (13) Ti, TiW, Cr, CrCu or NiV/Cu post/Ni/Solder (copper layer thickness 10-300 μm, solder layer thickness 20-100 μm). The assembly methods can be wirebonding, TAB bonding, chip-on-glass (COG), chip-on-board (COB), flip chip on BGA substrate, chip-on-film (COF), chip-on-chip stack interconnection, chip-on-Si-substrate stack interconnection and etc. - For example, the adhesion/barrier layer 891 and the contact structure 89 may be formed by sputtering a titanium-containing layer, such as titanium layer or titanium-tungsten-alloy layer, with a thickness of between 0.02 and 0.8 μm, and preferably of between 0.05 and 0.5 μm, on the polymer layer 99 and on the copper layer, nickel layer or gold layer of the pad 8000 exposed by the opening 990, then sputtering a seed layer, made of gold, with a thickness of between 0.05 and 1.2 μm, and preferably of between 0.05 and 0.8 μm, on the titanium-containing layer, then spin-on coating a photoresist layer, such as positive-type photoresist layer, on the seed layer, then exposing the photoresist layer using a 1× stepper or 1× contact aligner with at least two of G-line having a wavelength ranging from 434 to 438 nm, H-line having a wavelength ranging from 403 to 407 nm, and I-line having a wavelength ranging from 363 to 367 nm, illuminating the photoresist layer, that is, G-line and H-line, G-line and I-line, H-line and I-line, or G-line, H-line and I-line illuminate the photoresist layer, then developing the exposed photoresist layer, an opening in the developed photoresist layer exposing the seed layer over the pad 8000, then removing the residual polymeric material or other contaminants from the seed layer with an O2 plasma or a plasma containing fluorine of below 200PPM and oxygen, then electroplating a gold layer with a thickness of between 1 and 10 μm on the seed layer exposed by the opening in the photoresist layer, then removing the developed photoresist layer using an organic solution with amide, then removing the residual polymeric material or other contaminants from the seed layer and from the gold layer with an O2 plasma or a plasma containing fluorine of below 200PPM and oxygen, then removing the seed layer not under the gold layer with a dry etching method or a wet etching method, and then removing the titanium-containing layer not under the gold layer with a dry etching method or a wet etching method. As to the wet etching method, the seed layer of gold can be etched with an iodine-containing solution, such as solution containing potassium iodide. When the titanium-containing layer is titanium layer, the titanium layer can be wet etched with a solution containing hydrogen fluoride. When the titanium-containing layer is titanium-tungsten-alloy layer, the titanium-tungsten-alloy layer can be wet etched with a solution containing hydrogen peroxide. As to the dry etching method, the seed layer of gold can be removed with an ion milling process or with an Ar sputtering etching process, and the titanium-containing layer can be etched with a chlorine-containing plasma etching process or with an RIE process. Thereby, the adhesion/
barrier metal layer 891 can be formed of the titanium-containing layer and the seed layer, made of gold, on the titanium-containing layer, and thecontact structure 89 can be formed of gold that is on the seed layer of the adhesion/seed layer 891. - For example, the adhesion/barrier layer 891 and the contact structure 89 may be formed by sputtering a titanium-containing layer, such as titanium layer or titanium-tungsten-alloy layer, with a thickness of between 0.02 and 0.8 μm, and preferably of between 0.05 and 0.5 μm, on the polymer layer 99 and on the copper layer, nickel layer or gold layer of the pad 8000 exposed by the opening 990, then sputtering a seed layer, made of copper, with a thickness of between 0.05 and 1.2 μm, and preferably of between 0.05 and 0.8 μm, on the titanium-containing layer, then spin-on coating a photoresist layer, such as positive-type photoresist layer, on the seed layer, then exposing the photoresist layer using a 1× stepper or 1× contact aligner with at least two of G-line having a wavelength ranging from 434 to 438 nm, H-line having a wavelength ranging from 403 to 407 nm, and I-line having a wavelength ranging from 363 to 367 nm, illuminating the photoresist layer, that is, G-line and H-line, G-line and I-line, H-line and I-line, or G-line, H-line and I-line illuminate the photoresist layer, then developing the exposed photoresist layer, an opening in the developed photoresist layer exposing the seed layer over the pad 8000, then removing the residual polymeric material or other contaminants from the seed layer with an O2 plasma or a plasma containing fluorine of below 200PPM and oxygen, then electroplating a copper layer with a thickness of between 1 and 10 μm, and preferably of between 1 and 5 μm, on the seed layer exposed by the opening in the photoresist layer, then electroplating a nickel layer with a thickness of between 0.5 and 5 μm, and preferably of between 0.5 and 1 μm, on the copper layer in the opening, then electroplating a tin-containing layer, such as a tin-lead alloy, a tin-silver alloy or a tin-silver-copper alloy, with a thickness of between 50 and 150 μm, and preferably of between 80 and 130 μm, on the nickel layer in the opening, then removing the developed photoresist layer using an organic solution with amide, then removing the residual polymeric material or other contaminants from the seed layer and from the tin-containing layer with an O2 plasma or a plasma containing fluorine of below 200PPM and oxygen, then removing the seed layer not under the copper layer with a dry etching method or a wet etching method, then removing the titanium-containing layer not under the copper layer with a dry etching method or a wet etching method, and then reflowing the tin-containing layer. As to the wet etching method, the seed layer of copper can be etched with a solution containing NH4OH. When the titanium-containing layer is titanium layer, the titanium layer can be wet etched with a solution containing hydrogen fluoride. When the titanium-containing layer is titanium-tungsten-alloy layer, the titanium-tungsten-alloy layer can be wet etched with a solution containing hydrogen peroxide. As to the dry etching method, the seed layer of copper can be removed with an Ar sputtering etching process, and the titanium-containing layer can be etched with a chlorine-containing plasma etching process or with an RIE process. Thereby, the adhesion/barrier layer 891 can be formed of the titanium-containing layer and the seed layer, made of copper, on the titanium-containing layer, and the contact structure 89 can be formed of the copper layer on the seed layer, the nickel layer on the copper layer, and the tin-containing layer on the nickel layer[0024] For example, the adhesion/barrier layer 891 and the contact structure 89 may be formed by sputtering a chromium layer with a thickness of between 0.02 and 0.8 μm, and preferably of between 0.05 and 0.5 μm, on the polymer layer 99 and on the copper layer, nickel layer or gold layer of the pad 8000 exposed by the opening 990, then sputtering a seed layer, made of copper, with a thickness of between 0.05 and 1.2 μm, and preferably of between 0.05 and 0.8 μm, on the chromium layer, then spin-on coating a photoresist layer, such as positive-type photoresist layer, on the seed layer, then exposing the photoresist layer using a 1× stepper or 1× contact aligner with at least two of G-line having a wavelength ranging from 434 to 438 nm, H-line having a wavelength ranging from 403 to 407 nm, and I-line having a wavelength ranging from 363 to 367 nm, illuminating the photoresist layer, that is, G-line and H-line, G-line and I-line, H-line and I-line, or G-line, H-line and I-line illuminate the photoresist layer, then developing the exposed photoresist layer, an opening in the developed photoresist layer exposing the seed layer over the pad 8000, then removing the residual polymeric material or other contaminants from the seed layer with an O2 plasma or a plasma containing fluorine of below 200PPM and oxygen, then electroplating a copper layer with a thickness of between 1 and 10 μm, and preferably of between 1 and 5 μm, on the seed layer exposed by the opening in the photoresist layer, then electroplating a nickel layer with a thickness of between 0.5 and 5 μm, and preferably of between 0.5 and 11m, on the copper layer in the opening, then electroplating a tin-containing layer, such as a tin-lead alloy, a tin-silver alloy or a tin-silver-copper alloy, with a thickness of between 50 and 150 μm, and preferably of between 80 and 130 μm, on the nickel layer in the opening, then removing the developed photoresist layer using an organic solution with amide, then removing the residual polymeric material or other contaminants from the seed layer and from the tin-containing layer with an O2 plasma or a plasma containing fluorine of below 200PPM and oxygen, then removing the seed layer not under the copper layer with a dry etching method or a wet etching method, then removing the chromium layer not under the copper layer with a dry etching method or a wet etching method, and then reflowing the tin-containing layer. As to the wet etching method, the seed layer of copper can be etched with a solution containing NH4OH, and the chromium layer can be etched with a solution containing potassium ferricyanide. As to the dry etching method, the seed layer of copper can be removed with an Ar sputtering etching process. Thereby, the adhesion/
barrier layer 891 can be formed of the chromium layer and the seed layer, made of copper, on the chromium layer, and thecontact structure 89 can be formed of the copper layer on the seed layer, the nickel layer on the copper layer, and the tin-containing layer on the nickel layer. - For example, the adhesion/barrier layer 891 and the contact structure 89 may be formed by sputtering a tantalum-containing layer, such as tantalum layer or tantalum-nitride layer, with a thickness of between 0.02 and 0.8 μm, and preferably of between 0.05 and 0.5 μm, on the polymer layer 99 and on the copper layer, nickel layer or gold layer of the pad 8000 exposed by the opening 990, then sputtering a seed layer, made of copper, with a thickness of between 0.05 and 1.2 μm, and preferably of between 0.05 and 0.8 μm, on the tantalum-containing layer, then spin-on coating a photoresist layer, such as positive-type photoresist layer, on the seed layer, then exposing the photoresist layer using a 1× stepper or 1× contact aligner with at least two of G-line having a wavelength ranging from 434 to 438 nm, H-line having a wavelength ranging from 403 to 407 nm, and I-line having a wavelength ranging from 363 to 367 nm, illuminating the photoresist layer, that is, G-line and H-line, G-line and I-line, H-line and I-line, or G-line, H-line and I-line illuminate the photoresist layer, then developing the exposed photoresist layer, an opening in the developed photoresist layer exposing the seed layer over the pad 8000, then removing the residual polymeric material or other contaminants from the seed layer with an O2 plasma or a plasma containing fluorine of below 200PPM and oxygen, then electroplating a copper layer with a thickness of between 1 and 10 μm, and preferably of between 1 and 5 μm, on the seed layer exposed by the opening in the photoresist layer, then electroplating a nickel layer with a thickness of between 0.5 and 5 μm, and preferably of between 0.5 and 1 μm, on the copper layer in the opening, then electroplating a tin-containing layer, such as a tin-lead alloy, a tin-silver alloy or a tin-silver-copper alloy, with a thickness of between 50 and 150 μm, and preferably of between 80 and 130 μm, on the nickel layer in the opening, then removing the developed photoresist layer using an organic solution with amide, then removing the residual polymeric material or other contaminants from the seed layer and from the tin-containing layer with an O2 plasma or a plasma containing fluorine of below 200PPM and oxygen, then removing the seed layer not under the copper layer with a dry etching method or a wet etching method, then removing the tantalum-containing layer not under the copper layer with a dry etching method or a wet etching method, and then reflowing the tin-containing layer. As to the wet etching method, the seed layer of copper can be etched with a solution containing NH4OH. As to the dry etching method, the seed layer of copper can be removed with an Ar sputtering etching process. Thereby, the adhesion/
seed metal layer 891 can be formed of the tantalum-containing layer and the seed layer, made of copper, on the tantalum-containing layer, and thecontact structure 89 can be formed of the copper layer on the seed layer, the nickel layer on the copper layer, and the tin-containing layer on the nickel layer. - For example, the adhesion/barrier layer 891 and the contact structure 89 may be formed by sputtering a titanium-containing layer, such as titanium layer or titanium-tungsten-alloy layer, with a thickness of between 0.02 and 0.8 μm, and preferably of between 0.05 and 0.5 μm, on the polymer layer 99 and on the copper layer, nickel layer or gold layer of the pad 8000 exposed by the opening 990, then sputtering a seed layer, made of copper, with a thickness of between 0.05 and 1.2 μm, and preferably of between 0.05 and 0.8 μm, on the titanium-containing layer, then spin-on coating a photoresist layer, such as positive-type photoresist layer, on the seed layer, then exposing the photoresist layer using a 1× stepper or 1× contact aligner with at least two of G-line having a wavelength ranging from 434 to 438 nm, H-line having a wavelength ranging from 403 to 407 nm, and I-line having a wavelength ranging from 363 to 367 nm, illuminating the photoresist layer, that is, G-line and H-line, G-line and I-line, H-line and I-line, or G-line, H-line and I-line illuminate the photoresist layer, then developing the exposed photoresist layer, an opening in the developed photoresist layer exposing the seed layer over the pad 8000, then removing the residual polymeric material or other contaminants from the seed layer with an O2 plasma or a plasma containing fluorine of below 200PPM and oxygen, then electroplating a nickel layer with a thickness of between 0.5 and 5 μm, and preferably of between 0.5 and 11m, on the seed layer exposed by the opening in the photoresist layer, then electroplating a tin-containing layer, such as a tin-lead alloy, a tin-silver alloy or a tin-silver-copper alloy, with a thickness of between 50 and 150 μm, and preferably of between 80 and 130 μm, on the nickel layer in the opening, then removing the developed photoresist layer using an organic solution with amide, then removing the residual polymeric material or other contaminants from the seed layer and from the tin-containing layer with an O2 plasma or a plasma containing fluorine of below 200PPM and oxygen, then removing the seed layer not under the copper layer with a dry etching method or a wet etching method, then removing the titanium-containing layer not under the copper layer with a dry etching method or a wet etching method, and then reflowing the tin-containing layer. As to the wet etching method, the seed layer of copper can be etched with a solution containing NH4OH. When the titanium-containing layer is titanium layer, the titanium layer can be wet etched with a solution containing hydrogen fluoride. When the titanium-containing layer is titanium-tungsten-alloy layer, the titanium-tungsten-alloy layer can be etched with a solution containing hydrogen peroxide. As to the dry etching method, the seed layer of copper can be removed with an Ar sputtering etching process, and the titanium-containing layer can be etched with a chlorine-containing plasma etching process or with an RIE process. Thereby, the adhesion/
barrier layer 891 can be formed of the titanium-containing layer and the seed layer, made of copper, on the titanium-containing layer, and thecontact structure 89 can be formed of the nickel layer on the seed layer and the tin-containing layer on the nickel layer. - For example, the adhesion/barrier layer 891 and the contact structure 89 may be formed by sputtering a chromium layer with a thickness of between 0.02 and 0.8 μm, and preferably of between 0.05 and 0.5 μm, on the polymer layer 99 and on the copper layer, nickel layer or gold layer of the pad 8000 exposed by the opening 990, then sputtering a seed layer, made of copper, with a thickness of between 0.05 and 1.2 μm, and preferably of between 0.05 and 0.8 μm, on the chromium layer, then spin-on coating a photoresist layer, such as positive-type photoresist layer, on the seed layer, then exposing the photoresist layer using a 1× stepper or 1× contact aligner with at least two of G-line having a wavelength ranging from 434 to 438 nm, H-line having a wavelength ranging from 403 to 407 nm, and I-line having a wavelength ranging from 363 to 367 nm, illuminating the photoresist layer, that is, G-line and H-line, G-line and I-line, H-line and I-line, or G-line, H-line and I-line illuminate the photoresist layer, then developing the exposed photoresist layer, an opening in the developed photoresist layer exposing the seed layer over the pad 8000, then removing the residual polymeric material or other contaminants from the seed layer with an O2 plasma or a plasma containing fluorine of below 200PPM and oxygen, then electroplating a nickel layer with a thickness of between 0.5 and 5 μm, and preferably of between 0.5 and 11m, on the seed layer exposed by the opening in the photoresist layer, then electroplating a tin-containing layer, such as a tin-lead alloy, a tin-silver alloy or a tin-silver-copper alloy, with a thickness of between 50 and 150 μm, and preferably of between 80 and 130 μm, on the nickel layer in the opening, then removing the developed photoresist layer using an organic solution with amide, then removing the residual polymeric material or other contaminants from the seed layer and from the tin-containing layer with an O2 plasma or a plasma containing fluorine of below 200PPM and oxygen, then removing the seed layer not under the copper layer with a dry etching method or a wet etching method, then removing the chromium layer not under the copper layer with a dry etching method or a wet etching method, and then reflowing the tin-containing layer. As to the wet etching method, the seed layer of copper can be etched with a solution containing NH4OH, and the chromium layer can be etched with a solution containing potassium ferricyanide. As to the dry etching method, the seed layer of copper can be removed with an Ar sputtering etching process. Thereby, the adhesion/
barrier layer 891 can be formed of the chromium layer and the seed layer, made of copper, on the chromium layer, and thecontact structure 89 can be formed of the nickel layer on the seed layer and the tin-containing layer on the nickel layer. - For example, the adhesion/barrier layer 891 and the contact structure 89 may be formed by sputtering a tantalum-containing layer, such as tantalum layer or tantalum-nitride layer, with a thickness of between 0.02 and 0.8 μm, and preferably of between 0.05 and 0.5 μm, on the polymer layer 99 and on the copper layer, nickel layer or gold layer of the pad 8000 exposed by the opening 990, then sputtering a seed layer, made of copper, with a thickness of between 0.05 and 1.2 μm, and preferably of between 0.05 and 0.8 μm, on the tantalum-containing layer, then spin-on coating a photoresist layer, such as positive-type photoresist layer, on the seed layer, then exposing the photoresist layer using a 1× stepper or 1× contact aligner with at least two of G-line having a wavelength ranging from 434 to 438 nm, H-line having a wavelength ranging from 403 to 407 nm, and I-line having a wavelength ranging from 363 to 367 nm, illuminating the photoresist layer, that is, G-line and H-line, G-line and I-line, H-line and I-line, or G-line, H-line and I-line illuminate the photoresist layer, then developing the exposed photoresist layer, an opening in the developed photoresist layer exposing the seed layer over the pad 8000, then removing the residual polymeric material or other contaminants from the seed layer with an O2 plasma or a plasma containing fluorine of below 200PPM and oxygen, then electroplating a nickel layer with a thickness of between 0.5 and 5 μm, and preferably of between 0.5 and 1 μm, on the seed layer exposed by the opening in the photoresist layer, then electroplating a tin-containing layer, such as a tin-lead alloy, a tin-silver alloy or a tin-silver-copper alloy, with a thickness of between 50 and 150 μm, and preferably of between 80 and 130 μm, on the nickel layer in the opening, then removing the developed photoresist layer using an organic solution with amide, then removing the residual polymeric material or other contaminants from the seed layer and from the tin-containing layer with an O2 plasma or a plasma containing fluorine of below 200PPM and oxygen, then removing the seed layer not under the copper layer with a dry etching method or a wet etching method, then removing the tantalum-containing layer not under the copper layer with a dry etching method or a wet etching method, and then reflowing the tin-containing layer. As to the wet etching method, the seed layer of copper can be etched with a solution containing NH4OH. As to the dry etching method, the seed layer of copper can be removed with an Ar sputtering etching process. Thereby, the adhesion/
barrier layer 891 can be formed of the tantalum-containing layer and the seed layer, made of copper, on the tantalum-containing layer, and thecontact structure 89 can be formed of the nickel layer on the seed layer and the tin-containing layer on the nickel layer. - There is another important feature of the over-passivation scheme 8: using polymer material as the dielectric or insulating
layer 90, over, under or between the over-passivation metal layers 80. Referring toFIG. 15K , use of polymer layers 90 (comprising 95, 98 and 99 in all embodiments of this invention) provides the possibility of fabricating thicker than 2 μm dielectric layer. The thickness of thepolymer layer 90 can be between 2 and 100 μm, and preferably of between 3 and 30 μm. The polymer layers 90 used in the over-passivation scheme 8 can be polyimide (PI), benzocyclobutene (BCB), elastomer (such as silicone), parylene, epoxy-based material (such as photoepoxy SU-8 supplied by Sotec Microsystems, Renens, Switzerland). A solder mask material used in the printing circuit board industry can be used as the cap layer 99 (the topmost polymer layer over all the over-passivation metal layers 80). A photosensitive polyimide can be used as the polymer layers 90 (comprising 95, 98 and 99 in all embodiments of this invention). Furthermore, the polymer layers 90 (comprising 95, 98 and 99 in all embodiments of this invention) can be a non-ionic polymide, such as an ether-based polyimide, PIMEL™, supplied by Asahi Chemical, Japan. Copper does not diffuse or penetrate through the non-ionic polyimide, therefore, it is allowed to have a direct contact between copper and polyimide. With the non-ionic polyimide, spacing between copper lines or traces or planes in theover-passivation metal scheme 80 can be as close as 1 μm, i.e. the spacing between two metal traces or planes can be greater 1 μm. Furthermore, no protection cap, such as a Ni cap layer, over the copper layer is required for copper lines, or traces, or planes. - Referring to
FIG. 15K now,openings 900 in the polymer layers 90 are formed for interconnection between different over-passivation metal layers 80, or for connection to the underlying fine-line metal layers 60, or for connection to an external circuits. The polymer openings 900 (including 950, 980 and 990) comprises (1) 9919, 9929, 9829, 9519, 9519′, 9511, 9512 and 9514 in the first embodiment; (2) 9831, 9834, 9531, 9532 and 9534 in the second embodiment; (3) 9939, 9939′, 9839, 9831, 9834, 9539, 9539′, 9531, 9532 and 9534 in the third embodiment; and (4) 9949, 9949′, 9849′, 9511, 9512, 9514 and 9549 in the fourth embodiment. The material of the polymer layers 90 can be a photo-sensitive or non-photo-sensitive. For the photo-sensitive polymer layers 90, thepolymer openings 900 are defined and patterned by light exposure and developing. While for the non-photo-sensitive polymer layer 90, theopenings 900 are defined by first coating a photoresist layer over the polymer layer, exposing and developing the photoresist to create openings in the photoresist, wet or dry etching the polymer layer exposed by the photoresist openings, creatingopenings 900 in thepolymer layer 90, and then stripping the photoresist. The width of thepolymer openings 900 is between 2 and 1,000 μm, preferred between 5 and 200 μm. In some designs, thepolymer layer 90 may be removed in a large with dimension larger than 1,000m. Theopenings 900 are designed in circles, corner-rounded squares, rectangles, or polygons. - The
polymer layer 95 is between thepassivation layer 5 and the bottom-mostover-passivation metal layer 801. Throughopenings 950 in thepolymer layer 95, the signal, power (Vdd or Vcc) and/or ground (Vss) passes between the fine-line metal scheme 6 and theover-passivation metal scheme 80. The process for forming theopenings 950 in thepolymer layer 95 can be applied to the process for (1) forming theopenings FIG. 3D in thepolymer layer 95; (2) forming theopenings FIG. 7D in thepolymer layer 95; (3) forming theopenings FIGS. 10D , 10E, 10G, 10H and 10I in thepolymer layer 95; or (4) forming theopening FIG. 14D in thepolymer layer 95. The width of thepolymer openings passivation openings openings openings voltage converter 41, the width of theopenings openings opening 9549, aligned with theopening 549, respectively, for theESD circuit 44 may be greater than those of theopenings polymer opening 950 over apassivation opening 50. In a first type of stacked vias, the polymer openings, for example theopening 9531 shown inFIG. 10E , has a width larger than that of theunderlying passivation opening 531 shown inFIG. 10E . Theopening 9531 exposes a top surface of thepassivation layer 5 adjacent to thecontact pad 6390 exposed by theopening 531, in addition to exposing thecontact pad 6390. In this case, asmaller passivation opening 531 can be formed; hence a smaller contact pad of the top-most fine-line metal layer 60 can be formed. This type of stacked vias allows higher routing density of the top-most fine-line metal layer 60. In a second type of stacked vias, the polymer openings, for example theopening 9539 shown inFIG. 10E , is smaller than theunderlying passivation opening 539 shown inFIG. 10E . Thepolymer layer 95 covers a peripheral region of thecontact pad 6390 exposed by theopening 539 and thepassivation layer 5, anopening 9531 in thepolymer layer 95 exposing a center region of thecontact pad 6390 exposed by theopening 539. In this type, thepolymer layer 95 covers the sidewall of the passivation openings. The sidewall of the polymer openings provides a gentle, better slope than the slope of the passivation opening sidewall, and resulting in a better step coverage for the subsequent metal sputtering for the adhesion/barrier/seed layer 8011. A better adhesion/barrier metal step coverage is important for the reliability of the chip, since it prevent the inter-metallic compound (IMC) from happening. - The
openings 980 in thepolymer layer 98 are between twoover-passivation metal layers openings 980 in thepolymer layer 98 can be applied to the process for (1) forming theopening 9829 inFIG. 3C in thepolymer layer 98; (2) forming theopenings FIG. 7C inth polymer layer 98; (3) forming theopenings FIGS. 10C and 10E in thepolymer layer 98; or (4) forming theopening 9849′ inFIG. 14C in thepolymer layer 98. The width of thepolymer openings polymer opening 9829 for the voltage regulator orvoltage converter 41, the width of thepolymer opening 9839 for the off-chip circuits 40 (including 42 and 43), or the width of thepolymer opening 9849′ for theESD circuit 44 may be greater than those of theopenings - The
opening 990 in thecap polymer layer 99 exposes thepad 8000 of thetop-most metal layer 802 for connecting to the external circuits or for the probe contacting in chip testing. The process for forming theopenings 990 in thepolymer layer 99 can be applied to the process for (1) forming theopening 9919 inFIGS. 3B and 3D in thepolymer layer 99; (2) forming theopening 9929 inFIG. 3C in thepolymer layer 99; (3) forming theopening 9939 inFIGS. 10B , 10D, 10F, 10G, 10H and 10I in thepolymer layer 99; (4) forming theopening 9939′ inFIGS. 10C and 10E in thepolymer layer 99; (5) forming theopening 9949 inFIGS. 14B and 14D in thepolymer layer 99; or (6) forming theopening 9949′ inFIG. 14C in thepolymer layer 99. There are no openings in thecap polymer layer 99 for the internal ciccuits 20 (comprising 21, 22, 23 and 24) being connected to an external circuit. The width of thepolymer openings voltage converter 41, the width of thepolymer openings polymer openings ESD circuit 44, can be in a range between 5 and 1,000 μm, preferred 10 and 200 μm. - The signal, power or ground stimuli in the over-passivation metal layers 80 of the over-passivation scheme 8 is delivered to the
internal circuits 20, the voltage regulators orvoltage converters 41, the off-chip circuits 40 or theESD circuits 44 through the fine-line scheme 6. The fine-line metals FIG. 15A can be composed of stacked viaplugs 60′, wherein preferably, the upper one may be directly over the lower one. Alternative, the fine-line metal 632 may comprise a local fine-line metal layer 632 c shown inFIG. 15A , and as well as in all embodiments of this invention. - The photolithography used to fabricate the over-passivation scheme 8 is significantly different from that of convention IC process. Similarly, the over-passivation photolithography process comprises coating, exposing and developing the photoresist. Two types of photoresist are used to form the over-passivation scheme 8: (1) liquid photoresist, formed by one or multiple spin-on coating, or printing. The liquid photoresist has a thickness between 3 and 60 μm, preferred between 5 and 40 μm; (2) dry-film photoresist, formed by a laminating method. The dry-film photoresist has a thickness between 30 and 300 μm, preferred between 50 and 150 μm. The photoresit can be positive-type or negative-type, preferred positive-type thick photoresist for better resolution. If the polymer is photo-sensitive, the same photolithography process for the photoresist can be applied to pattern the polymer. An aligner or 1× stepper exposes the phoresist. The 1× means that the dimension on a photo mask (usual made of quartz or glass) is reduced on the wafer when light beam is projected from the photo mask onto the wafer, and the dimension of a feature on the photo mask is the same of the dimension on the wafer. The wavelength of the light beam used in the aligner or 1× stepper is 436 nm (g-line), 397 nm (h-line), 365 nm (i-line), g/h-line (combination of g-line and h-line), or g/h/i-line (combination of g-line, h-line and i-line). The g/h-line or g/h/i-
line 1× stepper (or 1× aligner) provides strong light intensity for thick photoresist or thick photo-sensitive polymer exposure. - Sine the
passivation layer 5 protects underlying MOS transistors and fine-line scheme 6 from the penetration of moisture, sodium or other mobile ions, gold, copper or other transition metals, the over-passivation scheme 8 on conventional IC chip of an IC wafer can be processed in a clean room withClass 10 or less stringent environment, for example Class 100. A Class 100 clean room allows maximum number of particles per cubic foot: 1 larger than 5 μm, 10 larger than 1 μm, 100 larger than 0.5 μm, 300 larger than 0.3 μm, 750 larger than 0.2 μm, 3500 larger than 0.1 μm. - The
device layer 2 comprises the internal circuits 20 (comprising 21, 22, 23 and 24) in all embodiments, the regulator orvoltage converter 41 in the first embodiment, the off-chip circuits 40 (comprising 42 and 43) in the third embodiment, and theESD circuit 44 in the fourth embodiment. - An internal circuit or an
internal circuit unit 20, comprising 21, 22, 23 and 24, in all embodiments of this invention, is defined as a circuit whose signal nodes are not connected to the external (outside the chip) circuits. If a signal of an internal circuit orinternal circuit unit 20 needs to connect to an external circuit, it must go through an off-chip circuit first, for example, ESD circuits, off-chip drivers or off-chip receivers and/or other off-chip I/O circuits, before connecting to the external circuit. In other definition, the internal circuits or theinternal circuit units 20 do not comprise off-chip circuits. The internal circuits orinternal circuit units 20, comprising 21, 22, 23 and 24, in this invention may, in addition to a NOR gate and a NAND gate, be an inverter, an AND gate, an OR gate, an SRAM cell, a DRAM cell, a non-volatile memory cell, a flash memory cell, a EPROM cell, a ROM cell, a magnetic RAM (MRAM) cell, a sense amplifier, an operational amplifier, an adder, a multiplexer, a diplexer, a multiplier, an A/D converter, a D/A converter, or other CMOS, BiCMOS, and/or bipolar circuit, analog circuit, a CMOS sensor cell, or a photo-sensitive diode. - Moreover, an internal circuit or an
internal circuit unit 20 can be defined by its peak input or output current, or it can be defined as its MOS transistor size, as discussed in the third embodiment. The off-chip circuits 40, comprising 42, 43, can also be defined by its peak input or output current, or defined as its MOS transistor size, also as discussed in the third embodiment. The definition of theinternal circuit 20 and the off-chip circuit 40 apply to all other embodiments in this invention. - In a case, a gate of a MOS device may be connected to another gate of another MOS device through the above mentioned thick and wide metal trace, bus or
plane passivation layer 5. In another case, a gate of a MOS device may be connected to a source of another MOS device through the above mentioned thick and wide metal trace, bus orplane passivation layer 5. In another case, a gate of a MOS device may be connected to a drain of another MOS device through the above mentioned thick and wide metal trace, bus orplane passivation layer 5. In another case, a source of a MOS device may be connected to another source of another MOS device through the above mentioned thick and wide metal trace, bus orplane passivation layer 5. In another case, a source of a MOS device may be connected to a drain of another MOS device through the above mentioned thick and wide metal trace, bus orplane passivation layer 5. In another case, a drain of a MOS device may be connected to another drain of another MOS device through the above mentioned thick and wide metal trace, bus orplane passivation layer 5. - In following paragraphs, the dimension of features and electrical characteristics are described and compared between metal lines or metal traces 80, 60 in the over-passivation scheme 8 and in the fine-
line scheme 6 for all embodiments in this invention: -
- (1). Thickness of metal lines, metal traces: Each of the over-passivation metal layers 80 has thickness between 2 and 150 μm, preferred between 3 and 20 μm, while each of the fin-line metal layers 60 has thickness between 0.05 and 2 μm, preferred between 0.2 and μm. For an IC chip designed with embodiments in this invention, the thickness of an over-passivation metal line or metal trace is thicker than the thickness of any fine-line metal lines or metal traces, with the thickness ratio in a range between 2 and 250, preferred between 4 and 20.
- (2). Thickness of dielectric layers: Each of the over-passivation dielectric (usually an organic material, such as polymer) layers 90 has thickness between 2 and 150 μm, preferred between 3 and 30 μm, while each of the fine-line dielectric (usually inorganic material, such as oxide or nitride) layers 30 has thickness between 0.05 and 2 μm, preferred between 0.2 and μm. For an IC chip designed with embodiments in this invention, the thickness of an over-passivation dielectric layer 90 (separated by two neighboring metal layers) is thicker than the thickness of any fine-line dielectric layer 30 (separated by two neighboring metal layers), with the thickness ratio in a range between 2 and 250, preferred between 4 and 20.
- (3). Sheet resistance and resistance of metal lines or metal traces: Sheet resistance of a metal line or metal trace is computed by dividing metal resistivity by metal thickness. The sheet resistance of a copper (5 μm thick) over-passivation metal line or trace is about 4 mili-ohms per square, while for a gold (4 μm thick) over-passivation metal line or trace is about 5.5 mili-ohms per square. The sheet resistance of an over-passivation metal line, or trace, or plane is in a range between 0.1 and 10 mili-ohms per square, preferred between 1 and 7 mili-ohms per square. The sheet resistance of a sputtered aluminum (0.8 μm thick) fine-line metal line or trace is about 35 mili-ohms per square, while for a damascene copper (0.9 μm thick) fine-line metal line or trace is about 20 mili-ohms per square. The sheet resistance of a fine-line metal line, or trace, or plane is in a range between 10 and 400 mili-ohms per square, preferred between 15 and 100 mili-ohms per square. The resistance per unit length of a metal line or trace is calculated by dividing the sheet resistance by its width. The horizontal design rules (the width) of over-passivation metal lines or traces between 1 and 200 μm, preferred 2 and 50 μm, while the horizontal design rules (the width) of lines or traces between 20 nano-meter and 15 μm, preferred 20 nano-meter and 2 μm. The resistance per mm of an over-passivation metal line or trace is between 2 mili-ohms per mm length and 5 ohms per mm length, preferred between 50 mili-ohms per mm length and 2.5 ohms per mm length. The resistance per mm of a fine-line metal line or trace is between I ohm per mm length and 3,000 ohms per mm length, preferred between 500 mili-ohms per mm length and 500 ohms per mm length. For an IC chip designed with embodiments in this invention, the resistance per unit length of an over-passivation metal line or metal trace is smaller than that of any fine-line metal lines or metal traces, with the ratio of resistance per unit length (fine-line to over-passivation) in a range between 3 and 250, preferred between 10 and 30.
- (4). Capacitance per unit length of metal lines or metal traces: Capacitance per unit length is related to dielectric types, thickness, and metal line width, spacing, and thickness, and the surrounding metals in horizontal and vertical directions. The dielectric constant of polyimide is about 3.3; the dielectric constant of BCB is about 2.5.
FIG. 20 shows an example of a typical over-passivation metal line or trace 802 x with two neighboring metal lines or traces 802 y and 802 z on both sides on thesame metal layer 802, and a metal line or trace 801 w on ametal layer 801 under themetal layer 802, separating by apolymer layer 98. Similarly,FIG. 20 shows an example of a typical fine-line metal line or trace 602 x with two neighboring metal lines or traces 602 y and 602 z on both sides on thesame metal layer 602, and a metal line or trace 601 w on ametal layer 601 under themetal layer 602, separating by adielectric layer 30. The typical capacitance per unit length of the typical metal lines or traces 802 x, 602 x comprise three components: 1) plate capacitance, Cxw (pF/mm) which is a function of the metal width to dielectric thickness aspect ratio, 2) coupling capacitance, Ccx (=Cxy+Cxz), which is a function of the metal thickness to line spacing aspect ratio, and 3) fringing capacitance, Cfx (=Cfl+Cfr), which is a function of metal thickness, spacing, and dielectric thickness. The capacitance per mm of an over-passivation metal line or trace is between 0.1 pF (pico Farads) per mm length and 2 pF per mm length, preferred between 0.3 pF per mm length and 1.5 pF per mm length. The capacitance per mm of a fine-line metal line or trace is between 0.2 pF per mm length and 4 pF per mm length, preferred between 0.4 pF per mm length and 2 pF per mm length. For an IC chip designed with embodiments in this invention, the capaciatnce per unit length of an over-passivation metal line or metal trace is smaller than that of any fine-line metal lines or metal traces, with the ratio of capcitance per unit length (fine-line to over-passivation) in a range between 1.5 and 20, preferred between 2 and 10. - (5). RC constant of metal lines or metal traces: The signal propagation time on a metal line or metal trace is computed by the RC delay. Based on the description of previous two paragraphs (3) and (4), the RC delay in an over-passivation metal line or trace is in a range between 0.003 and 10 ps (pico second) per mm length, preferred between 0.25 and 2 ps (pico second) per mm length; while the RC delay in a fine-line metal line or trace is in a range between 10 and 2,000 ps (pico second) per mm length, preferred between 40 and 500 ps (pico second) per mm length. For an IC chip designed with embodiments in this invention, the RC propagation time per unit length of an over-passivation metal line or metal trace is smaller than that of any fine-line metal lines or metal traces, with the ratio of RC propagation delay time per unit length (fine-line to over-passivation) in a range between 5 and 500, preferred between 10 and 30.
-
FIGS. 15C-15K show the process steps to form the over-passivation scheme 8 on the conventionalfinished IC chip 10 shown inFIG. 15A orFIG. 15B . Each of the over-passivation metal layers 80 is formed by an embossing process (as contrast to the damascene copper process under the passivation layer 5). - Referring to
FIG. 15C , apolymer layer 95 is deposited on thepassivation layer 5 and on themetal pads 600 exposed by thepassivation openings 50 of the conventionalfinished IC chip 10. If thepolymer layer 95 is in liquid form, it can be deposited by spin-on coating or printing. If thepolymer layer 95 is a dry film, the dry film is formed by a laminating method. For a photo-sensitive polymer, thepolymer layer 95 is exposed by light of an aligner or a 1× stepper through a photo mask. Thepolymer layer 95 is developed to formopenings 950 in thepolymer layer 95. If the polymer is non-photo-sensitive, a conventional photolithography process using a photoresist is required to pattern theopenings 950. A hard mask (such as a silicon oxide layer, not shown), with a slow differentiating etch rate during the polymer opening etch, may optionally be deposited on thepolymer layer 95 before coating the phoresist. As an alternative, the patterned polymer layer 95 (that is a polymer layer with openings 950) can also be formed by screening printing methods using a metal screen with patterned holes. No exposure and developing are required in the screen-printing method. If thepolymer layer 95 is a dry film, as another alternative, holes can be formed in a sheet of dry film before laminated on the wafer. No exposure and developing are required in this alternative. - For example, the polymer layer 95 can be formed by spin-on coating a negative-type photosensitive polyimide layer, containing ester-typer precursor, having a thickness of between 6 and 50 μm on the passivation layer 5 and on the metal pads 600 exposed by the passivation openings 50, then baking the spin-on coated polyimide layer, then exposing the baked polyimide layer using a 1× stepper or 1× contact aligner with at least two of G-line having a wavelength ranging from 434 to 438 nm, H-line having a wavelength ranging from 403 to 407 nm, and I-line having a wavelength ranging from 363 to 367 nm, illuminating the baked polyimide layer, that is, G-line and H-line, G-line and I-line, H-line and I-line, or G-line, H-line and I-line illuminate the baked polyimide layer, then developing the exposed polyimide layer to form polyimide openings in the exposed polyimide layer exposing the pads 600, then curing or heating the developed polyimide layer at a peak temperature of between 290 and 400° C. for a time of between 20 and 150 minutes in a nitrogen ambient or in an oxygen-free ambient, the cured polyimide layer having a thickness of between 3 and 251m, and then removing the residual polymeric material or other contaminants from the upper surface of the pads 600 exposed by the polyimide opening with an O2 plasma or a plasma containing fluorine of below 200PPM and oxygen, such that the polymer layer 95 can be patterned with openings 950 in the polymer layer 95 exposing the pads 600. Alternatively, the developed polyimide layer can be cured or heated at a temperature between 150 and 290° C., and preferably of between 260 and 280° C., for a time of between 20 and 150 minutes in a nitrogen ambient or in an oxygen-free ambient.
- The
polymer layer 95 between the bottom-mostover-passivation metal layer 801 and thepassivation layer 5 planarizes the surface of thepassivation layer 5, and decouples theover-passivation metal scheme 80 from the underlying fine-line metal scheme 6, resulting in high electrical performance. In some applications, thepolymer layer 95 may be omitted to for cost saving. Note thatopenings 950 are aligned with thepassivation openings 50. Note also that thepolymer openings 950 can be either larger or smaller than thepassivation openings 50. As an alternative, regards to the starting material of the conventionalfinished IC chip 10 inFIG. 15A , there are no openings in thepassivation layer 5, next thepolymer layer 95 is spin coated on thepassivation layer 5, followed by forming theopenings 950 in thepolymer layer 95 exposing thepassivation layer 5, and then forming theopenings 50 in thepassivation layer 5 under theopenings 950, exposing the contact pads of the fine-line metal scheme 6. In this option, thepolymer openings 950 are about the same size as theopenings 50 in thepassivation layer 5. -
FIGS. 15D-15H show an embossing process to form the firstover-passivation metal layer 801 shown inFIG. 15K . Referring toFIG. 15D , an adhesion/barrier/seed layer 8011 is deposited, preferred by sputtering, on thepolymer layer 95 and on themetal pads 600 exposed by theopenings 950. For the gold metal system, the adhesion/barrier/seed layer 8011 can be formed by sputtering a titanium layer, acting as an adhesion/barrier layer, having a thickness of between 0.02 and 0.8 μm, and preferably of 3,000 A, on thepolymer layer 95 and on themetal pads 600, such as aluminum pads or copper pads, exposed by theopenings 950, followed by sputtering a seed layer, made of gold, having a thickness of between 0.005 and 0.7 μm, and preferably of 1,000 Å, on the titanium layer. Alternatively, for the gold metal system, the adhesion/barrier/seed layer 8011 can be formed by sputtering a titanium-tungsten-alloy layer layer, acting as an adhesion/barrier layer, having a thickness of between 0.02 and 0.8 μm, and preferably of 3,000 Å, on thepolymer layer 95 and on themetal pads 600, such as aluminum pads or copper pads, exposed by theopenings 950, followed by sputtering a seed layer, made of gold, having a thickness of between 0.005 and 0.7 μm, and preferably of 1,000 Å, on the titanium-tungsten-alloy layer. For the copper metal system, the adhesion/barrier/seed layer 8011 can be formed by sputtering a chromium layer, acting as an adhesion/barrier layer, having a thickness of between 0.02 and 0.8 μm, and preferably of 500 Å, on thepolymer layer 95 and on themetal pads 600, such as aluminum pads or copper pads, exposed by theopenings 950, followed by sputtering a seed layer, made of copper, having a thickness of between 0.005 and 0.7 μm, and preferably of 5,000 Å, on the chromium layer. Alternatively, for the copper metal system, the adhesion/barrier/seed layer 8011 can be formed by sputtering a titanium layer, acting as an adhesion/barrier layer, having a thickness of between 0.02 and 0.8 μm, and preferably of 1,000 Å, on thepolymer layer 95 and on themetal pads 600, such as aluminum pads or copper pads, exposed by theopenings 950, followed by sputtering a seed layer, made of copper, having a thickness of between 0.005 and 0.7 μm, and preferably of 5,000 Å, on the titanium layer. Alternatively, for the copper metal system, the adhesion/barrier/seed layer 8011 can be formed by sputtering a titanium-tungsten-alloy layer, acting as an adhesion/barrier layer, having a thickness of between 0.02 and 0.8 μm, and preferably of 3,000 Å, on thepolymer layer 95 and on themetal pads 600, such as aluminum pads or copper pads, exposed by theopenings 950, followed by sputtering a seed layer, made of copper, having a thickness of between 0.005 and 0.7 μm, and preferably of 5,000 Å, on the titanium-tungsten-alloy layer. -
FIG. 15E shows aphotoresist layer 71 is deposited and patterned on the seed layer of the adhesion/barrier/seed layer 8011. Thephotoresist layer 71 is spin-on coated, exposed by an aligner or a 1× stepper, and developed to formopenings 710 in thephotoresist layer 71. Theopenings 710 defined the metal lines, traces or planes to be formed in the subsequent process, and contacts in thepolymer openings 950 and thepassivation openings 50. The contacts are over and connected to the exposed fine-line metal pads 600. - For example, the
photoresist layer 71 can be formed by spin-on coating a positive-type photosensitive polymer layer on the seed layer of the adhesion/barrier/seed layer 8011, then exposing the photosensitive polymer layer using a 1× stepper or 1× contact aligner with at least two of G-line having a wavelength ranging from 434 to 438 nm, H-line having a wavelength ranging from 403 to 407 nm, and I-line having a wavelength ranging from 363 to 367 nm, illuminating the photosensitive polymer layer, that is, G-line and H-line, G-line and I-line, H-line and I-line, or G-line, H-line and I-line illuminate the photosensitive polymer layer, then developing the exposed polymer layer, and then removing the residual polymeric material or other contaminants from the seed layer with an O2 plasma or a plasma containing fluorine of below 200PPM and oxygen, such that thephotoresist layer 71 can be patterned withopenings 710 exposing the seed layer of the adhesion/barrier/seed layer 8011. - Referring to
FIG. 15F , a bulkconduction metal layer 8012 can be electroplated and/or electroless plated over the seed layer, exposed by theopenings 710 in thephotoresist layer 71, of the adhesion/barrier/seed layer 8011. The bulkconduction metal layer 8012 may be a single layer of gold, copper, silver, palladium, platinum, rhodium, ruthenium, rhenium or nickel, or a composite layer made of the abovementioned metals. For example, the bulkconduction metal layer 8012 can be a gold layer with a thickness between 2 and 50 μm, preferred between 2 and 30 μm. Alternatively, the bulkconduction metal layer 8012 can be a copper layer with a thickness between 2 and 200 μm, preferred between 2 and 30 μm. - For example, the bulk
conduction metal layer 8012 may be formed by electroplating a gold layer with a thickness of between 2 and 50 μm, and preferably of between 2 and 30 μm, on the seed layer, made of gold, exposed by theopenings 710. Alternatively, the bulkconduction metal layer 8012 may be formed by electroplating a copper layer with a thickness of between 2 and 200 μm, and preferably of between 2 and 30 μm, on the seed layer, made of copper, exposed by theopenings 710. Alternatively, the bulkconduction metal layer 8012 may be formed by electroplating a copper layer with a thickness of between 2 and 30 μm, and preferably of between 3 and 15 μm, on the seed layer, made of copper, exposed by theopenings 710, and then electroplating a gold layer with a thickness of between 0.5 and 10 μm on the copper layer in theopenings 710. Alternatively, the bulkconduction metal layer 8012 may be formed by electroplating a copper layer with a thickness of between 2 and 30 μm, and preferably of between 3 and 15 μm, on the seed layer, made of copper, exposed by theopenings 710, then electroplating a nickel layer with a thickness of between 0.5 and 5 μm, and preferably of between 1 and 3 μm, on the copper layer in theopenings 710, and then electroplating a gold layer with a thickness of between 0.03 and 0.5 μm, and preferably of between 0.05 and 0.1 μm, on the nickel layer in theopenings 710. Alternatively, the bulkconduction metal layer 8012 may be formed by electroplating a copper layer with a thickness of between 2 and 3 0 μm, and preferably of between 3 and 15 μm, on the seed layer, made of copper, exposed by theopenings 710, then electroplating a nickel layer with a thickness of between 0.5 and 5 μm, and preferably of between 1 and 3 μm, on the copper layer in theopenings 710, and then electroless plating a gold layer with a thickness of between 0.03 and 0.5 μm, and preferably of between 0.05 and 0.1 μm, on the nickel layer in theopenings 710. Alternatively, the bulkconduction metal layer 8012 may be formed by electroplating a copper layer with a thickness of between 2 and 30 μm, and preferably of between 3 and 15 μm, on the seed layer, made of copper, exposed by theopenings 710, then electroplating a nickel layer with a thickness of between 0.5 and 5 μm, and preferably of between 1 and 3 μm, on the copper layer in theopenings 710, and then electroplating a palladium layer with a thickness of between 0.03 and 0.5 μm, and preferably of between 0.05 and 0.1 μm, on the nickel layer in theopenings 710. Alternatively, the bulkconduction metal layer 8012 may be formed by electroplating a copper layer with a thickness of between 2 and 30 μm, and preferably of between 3 and 15 μm, on the seed layer, made of copper, exposed by theopenings 710, then electroplating a nickel layer with a thickness of between 0.5 and 5 μm, and preferably of between 1 and 3 μm, on the copper layer in theopenings 710, and then electroless plating a palladium layer with a thickness of between 0.03 and 0.5 μm, and preferably of between 0.05 and 0.1 μm, on the nickel layer in theopenings 710. Alternatively, the bulkconduction metal layer 8012 may be formed by electroplating a copper layer with a thickness of between 2 and 3 0 μm, and preferably of between 3 and 15 μm, on the seed layer, made of copper, exposed by theopenings 710, then electroplating a nickel layer with a thickness of between 0.5 and 5 μm, and preferably of between 1 and 3 μm, on the copper layer in theopenings 710, and then electroplating a platinum layer with a thickness of between 0.03 and 0.5 μm, and preferably of between 0.05 and 0.1 μm, on the nickel layer in theopenings 710. Alternatively, the bulkconduction metal layer 8012 may be formed by electroplating a copper layer with a thickness of between 2 and 30 μm, and preferably of between 3 and 15 μm, on the seed layer, made of copper, exposed by theopenings 710, then electroplating a nickel layer with a thickness of between 0.5 and 5 μm, and preferably of between 1 and 3 μm, on the copper layer in theopenings 710, and then electroless plating a platinum layer with a thickness of between 0.03 and 0.5 μm, and preferably of between 0.05 and 0.1 μm, on the nickel layer in theopenings 710. - A cap/barrier layer (not shown) can be optionally formed by electroplating or electroless plating over the bulk
conduction metal layer 8012. An assembly/contact layer (not shown) can also be further formed, as an option also, over the bulkconduction metal layer 8012 and the cap/barrier layer by electroplating or electroless plating. The assembly/contact layer can be a Au, Pd or Ru layer with thickness between 0.01 and 5 μm. - Referring to
FIG. 15G , thephoresist layer 71 is then stripped using an organic solution with amide. However, some residuals from thephotoresist layer 71 could remain on the bulkconduction metal layer 8012 and on the seed layer of the adhesion/barrier/seed layer 8011. Thereafter, the residuals can be removed from the bulkconduction metal layer 8012 and from the seed layer of the adhesion/barrier/seed layer 8011 with a plasma, such as O2 plasma or plasma containing fluorine of below 200PPM and oxygen. - Referring to
FIG. 15H , the adhesion/barrier/seed layer 8011 not under the bulkconduction metal layer 8012 is then removed by self-aligned wet and/or dry etching. In the case of wet etching to remove thebottom metal layer 8011 not under the electroplatedmetal layer 8012, an undercut 8011′ with a sidewall of thebottom metal layer 8011 recessed from a sidewall of the electroplatedmetal layer 8012 is formed. No undercut 8011′ exists when an anisotropies dry etching is used to remove thebottom metal layer 8011 not under the electroplatedmetal layer 8012. - For example, when the seed layer of the adhesion/barrier/
seed layer 8011 is a gold layer, it can be etched with an iodine-containing solution, such as solution containing potassium iodide, with an ion milling process or with an Ar sputtering etching process. Alternatively, when the seed layer of the adhesion/barrier/seed layer 8011 is a copper layer, it can be etched with a solution containing NH4OH or with an Ar sputtering etching process. - For example, when the adhesion/barrier layer of the adhesion/barrier/
seed layer 8011 is a titanium-tungsten-alloy layer, it can be etched with a solution containing hydrogen peroxide, with a chlorine-containing plasma etching process or with an RIE process. Alternatively, when the adhesion/barrier layer of the adhesion/barrier/seed layer 8011 is a titanium layer, it can be etched with a solution containing hydrogen fluoride, with a chlorine-containing plasma etching process or with an RIE process. Alternatively, when the adhesion/barrier layer of the adhesion/barrier/seed layer 8011 is a chromium layer, it can be etched with a solution containing potassium ferricyanide. -
FIGS. 15I and 15J show repeated process ofFIGS. 15C-15H to form thesecond polymer layer 98 and thesecond metal layer 802, that is, apolymer layer 98 is formed on thepolymer layer 95 and on thefirst metal layer 801,openings 980 in thepolymer layer 98 exposing the bulkconduction metal layer 8012 of thefirst metal layer 801, followed by forming an adhesion/barrier layer of an adhesion/barrier/seed layer 8021 on thepolymer layer 98 and on the bulkconduction metal layer 8012 exposed by thepolymer openings 980, followed by forming a seed layer of the adhesion/barrier/seed layer 8021 on the adhesion/barrier layer, followed by forming a photoresist layer on the seed layer, openings in the photoresist layer exposing the seed layer, followed by forming a bulkconduction metal layer 8022 on the seed layer exposed by the openings in the photoresist layer, followed by removing the photoresist layer, followed by removing the adhesion/barrier/seed layer 8021 not under the bulkconduction metal layer 8022. The specification of thepolymer layer 98, the adhesion/barrier/seed layer 8021 and the bulkconduction metal layer 8022 shown inFIGS. 15I-15L can be referred to as the specification of thepolymer layer 95, the adhesion/barrier/seed layer 8011 and the bulkconduction metal layer 8012 illustrated inFIGS. 15C-15H , respectively. The process of forming thepolymer layer 98 shown inFIGS. 15I-15J can be referred to as the process of forming thepolymer layer 95 illustrated inFIGS. 15C-15H . The process of forming the adhesion/barrier/seed layer 8021 shown inFIGS. 15I-15J can be referred to as the process of forming the adhesion/barrier/seed layer 8011 illustrated inFIGS. 15C-15H . The process of forming the bulkconduction metal layer 8022 shown inFIGS. 15I-15J can be referred to as the process of forming the bulkconduction metal layer 8012 illustrated inFIGS. 15C-15H . - Processes in
FIGS. 15I and 15J can be repeated for the third, fourth, and/or more metal layers. Referring toFIG. 15K , if the over-passivation scheme 8 comprises twometal layers cap polymer layer 99 is deposited on the second (now the top-most)over-passivation metal layer 802 and on thesecond polymer layer 98 not covered by themetal layer 802.Openings 990 are formed in thecap polymer layer 99 to exposeover-passivation contact pads 8000 for connecting to external circuits. In some applications, for example, in the Au over-passivation metal system used for the topmost patternedcircuit layer 802, thecap polymer layer 99 may optionally be omitted.FIG. 15K shows an IC chip with both the fine-line metal system 6 and the over-passivation metal system 8, with thecontact pads 8000 exposed by theopenings 990 in thecap polymer layer 99. - The wafer is sawed (diced) into separated chips. The
contact pads 8000 of the separated chips can be used for connecting to the external circuits by (1) wires (such as gold wires, aluminum wires or copper wires) of a wirebonding process; (2) bumps (such as gold bumps, copper bumps, solder bumps or other metal bumps) on the other substrates (such as silicon chips, silicon substrates, ceramic substrates, organic substrates, BGA substrates, flexible substrates, flexible tapes or glass substrates). The bumps on the substrates have a height between 1 and 30 μm, preferred between 5 and 20 μm; (3) posts (such as gold posts, copper posts, solder posts or other metal posts) on the other substrates (such as silicon chips, silicon substrates, ceramic substrates, organic substrates, BGA substrates, flexible substrates, flexible tapes or glass substrates). The posts on the substrates have a height between 10 and 200 μm, preferred between 30 and 120 μm; (4) bumps (such as gold bumps, copper bumps, solder bumps or other metal bumps) on the terminals of metal leads of a lead-frames or a flexible tape. The bumps on the metal leads have a height between 1 and 30 μm, preferred between 5 and 20 μm. - In some other applications, a
contact structure 89 is formed over thecontact pad 8000 for connection to external circuits, as shown inFIG. 15L . An adhesion/barrier layer 891 is formed under thecontact structure 89 for adhesion and diffusion barrier purposes. Thecontact structure 89 can be (1) solder pads (with a thickness between 0.1 μm and 30 μm, preferred between 1 μm and 10 μm).or solder bumps (with a height between 10 μm and 200 μm, preferred between 30 μm and 120 μm) formed by electroplating, or screen printing. A solder reflow process is required to form a ball-shaped solder ball. Solder pads or bumps comprise high lead solder (PbSn, with Pb composition greater than 85% weight percentage), eutectic solder (PbSn, with ˜37% Pb weight percentage, and ˜63% Sn weight percentage), or lead-free solder comprising SnAg, or SnCuAg. The adhesion/barrier layer 891 under the solder pads or solder bumps 89 comprise a composite layer of Ti/Ni, Ti/Cu/Ni, TiW/Ni, TiW/Cu/Ni, Ti/Ni/Au, Ti/Cu/Ni/Au, TiW/Ni/Au, TiW/Cu/Ni/Au, Ti/Cu/Ni/Pd, TiW/Cu/Ni/Pd, Cr/CrCu, NiV/Cu, NiV/Cu, NiV/Au, Ni/Au, Ni/Pd, all layers are from bottom to top; (2) gold pads (with a thickness between 0.1 μm and 10 μm, preferred between 1 μm and 5 μm).or gold bumps (with a height between 5 μm and 40 μm, preferred between 10 μm and 20 μm) formed by electroplating. An adhesion/barrier layer 891 under the gold pads or gold bumps 89 comprises a composite layer of Ti, TiW, Ta, TaN, Ti/Cu/Ni, TiW/Cu/Ni, all layers are from bottom to top; (3) metal balls formed by ball mounting. The metal ball can be a solder ball, a copper ball with surface coating of a Ni layer, or a copper ball with surface coating of a Ni layer and a solder layer, or a copper ball with surface coating of a Ni layer and a gold layer. A diameter of the metal ball is between 10 μm and 500 μm, preferred between 50 μm and 300 μm. A metal ball can be mounted directly on the surface of themetal pad 8000 exposed by thepolymer opening 990, or on the UBM (Under Bump Metal)layer 891. TheUBM layer 891 formed for the metal ball mounting comprises a composite layer of Ti/Ni, Ti/Cu/Ni, TiW/Ni, TiW/Cu/Ni, Ti/Ni/Au, Ti/Cu/Ni/Au, TiW/Ni/Au, TiW/Cu/Ni/Au, Ti/Cu/Ni/Pd, TiW/Cu/Ni/Pd, Cr/CrCu, NiV/Cu, NiV/Cu, NiV/Au, Ni/Au, Ni/Pd, all layers are from bottom to top. After the metal ball mounting, a solder reflow process is usually required. After forming thecontact structure 89, the chips on the wafer are separated by sawing or dicing for packaging or assembly to connect to external circuits. The assembly methods can be wirebonding (to pads on external organic, ceramic, glass, or silicon substrates, or to leads of a leadframe or a flexible tape), TAB bonding, tape-chip-carrier packaging (TCP), chip-on-glass (COG), chip-on-board (COB), chip-on-film (COF), flip chip on a BGA substrate, chip-on-flex, chip-on-chip stack interconnection or chip-on-Si-substrate stack interconnection. - The emboss process shown in
FIGS. 15C to 15K describes a metal layer is formed by only one photoresist patterning process for electroplating a metal layer in an opening in the only one photoresist layer. This type of process is a single-emboss process that means the process comprises one and only one photolithography process before removing the adhesion/barrier/seed layer not under the electroplated metal layer. A double-emboss process can be implemented to form a metal trace and a via plug on the metal trace by electroplating metal layers with different patterns using only one adhesion/barrier/seed layer, while performing two photolithography processes, before removing the adhesion/barrier/seed layer not under an electroplated metal layer. The first photolithography process is performed for defining the pattern of the metal trace, while the second photolithography process is performed for defining the pattern of the via plug.FIGS. 15C-15G andFIGS. 16A-16D show the double-embossing process to form the over-passivation scheme 8 over theconventional IC chip 10 shown inFIG. 15A orFIG. 15B . The double-embossing process has front steps same as the steps shown inFIGS. 15C-15G . The steps ofFIGS. 16A-16D follow the steps ofFIGS. 15C-15G for a double embossing process. InFIG. 15G , thephotoresist layer 71 is stripped, leaving the adhesion/barrier/seed layer 8011 not under the bulkconduction metal layer 8012 exposed to the ambient.FIGS. 16A-16L show an example to form an over-passivation scheme 8 for all embodiments in this invention by using a double-embossing process to form thefirst metal layer 801 and viaplugs 898, and using a single embossing to form thetop-most metal layer 802. -
FIGS. 15D-15G , a first photolithography and electroplating process is performed to form thefirst metal layer 801. Starting with the structure inFIG. 15C ; asecond photoresist layer 72 is deposited and patterned on the seed layer of the adhesion/barrier/seed layer 8011 and on the electroplated bulkconduction metal layer 8012, as shown inFIG. 16A . It is noted thatopenings 720 in thephotoresist layer 72 expose the bulkconduction metal layer 8012;openings 720′ in thephotoresist layer 72 expose the seed layer of the adhesion/barrier/seed layer 8011. - For example, the
photoresist layer 72 can be formed by spin-on coating a positive-type photosensitive polymer layer on the seed layer of the adhesion/barrier/seed layer 8011 and on the electroplated bulkconduction metal layer 8012, then exposing the photosensitive polymer layer using a 1× stepper or 1× contact aligner with at least two of G-line having a wavelength ranging from 434 to 438 nm, H-line having a wavelength ranging from 403 to 407 nm, and I-line having a wavelength ranging from 363 to 367 nm, illuminating the photosensitive polymer layer, that is, G-line and H-line, G-line and I-line, H-line and I-line, or G-line, H-line and I-line illuminate the photosensitive polymer layer, then developing the exposed polymer layer, and then removing the residual polymeric material or other contaminants from the seed layer and form the bulkconduction metal layer 8012 with an O2 plasma or a plasma containing fluorine of below 200PPM and oxygen, such that thephotoresist layer 72 can be patterned with theopenings conduction metal layer 8012 and the seed layer of the adhesion/barrier/seed layer 8011, respectively. - Referring to
FIG. 16B , since the seed layer of the adhesion/barrier/seed layer 8011 is not removed, a second electroplating process can be performed to form via plugs 898. Note that ametal piece 898′ on the seed layer of the adhesion/barrier/seed layer 8011 is also formed at a horizontal level lower than via plugs 898. Themetal piece 898′ can be used for packaging purposes. Themetal piece 898′ may be thinner or thicker than the bulkconduction metal layer 8012. It can be used for higher density interconnection (in case of thinner) or used for lower resistance interconnection (in case of thicker). - The material of the via
plug 898 andmetal piece 898′ may be gold or copper. For example, the viaplug 898 andmetal piece 898′ may be formed by electroplating a gold layer with a thickness of between 1 and 100m, and preferably of between 2 and 30 μm, on the gold layer, exposed by theopenings 720, of the bulkconduction metal layer 8012, and on the seed layer, made of gold, of the adhesion/barrier/seed layer 8011 exposed by theopenings 720′. Alternatively, the viaplug 898 andmetal piece 898′ may be formed by electroplating a copper layer with a thickness of between 1 and 100 μm, and preferably of between 2 and 30 μm, on the copper layer, exposed by theopenings 720, of the bulkconduction metal layer 8012, and on the seed layer, made of copper, of the adhesion/barrier/seed layer 8011 exposed by theopenings 720′. - Referring to
FIG. 16C , thesecond photoresist 72 is then removed using an organic solution with amide, exposing the via plugs 898, the bulkconduction metal layer 8012 not under the via plugs 898, the seed layer of the adhesion/barrier/seed layer 8011 not under the bulkconduction metal layer 8012, and themetal piece 898′. However, some residuals from thephotoresist layer 72 could remain on the bulkconduction metal layer 8012 and on the seed layer of the adhesion/barrier/seed layer 8011. Thereafter, the residuals can be removed from the seed layer of the adhesion/barrier/seed layer 8011 and from the bulkconduction metal layer 8012 with a plasma, such as O2 plasma or plasma containing fluorine of below 200PPM and oxygen. - Referring to
FIG. 16D , the adhesion/barrier/seed layer 8011 not under the bulkconduction metal layer 8012 and not under themetal piece 898′ is removed by wet and/or dry etching. In the case of wet etching to remove thebottom metal layer 8011 not under the electroplatedmetal layer 8012 and not under the electroplatedmetal layer 898, an undercut 8011′ with a sidewall of thebottom metal layer 8011 recessed from a sidewall of the electroplatedmetal layer 8012 and with a sidewall of thebottom metal layer 8011 recessed from a sidewall of the electroplatedmetal layer 898′ is formed. No undercut 8011′ exists when an anisotropies dry etching is used to remove thebottom metal layer 8011 not under the electroplatedmetal layer 8012 and not under the electroplatedmetal layer 898′. - For example, when the seed layer of the adhesion/barrier/
seed layer 8011 is a gold layer, it can be etched with an iodine-containing solution, such as solution containing potassium iodide, with an ion milling process or with an Ar sputtering etching process. Alternatively, when the seed layer of the adhesion/barrier/seed layer 8011 is a copper layer, it can be etched with a solution containing NH4OH or with an Ar sputtering etching process. - For example, when the adhesion/barrier layer of the adhesion/barrier/
seed layer 8011 is a titanium-tungsten-alloy layer, it can be etched with a solution containing hydrogen peroxide, with a chlorine-containing plasma etching process or with an RIE process. Alternatively, when the adhesion/barrier layer of the adhesion/barrier/seed layer 8011 is a titanium layer, it can be etched with a solution containing hydrogen fluoride, with a chlorine-containing plasma etching process or with an RIE process. Alternatively, when the adhesion/barrier layer of the adhesion/barrier/seed layer 8011 is a chromium layer, it can be etched with a solution containing potassium ferricyanide. - Referring to
FIG. 16E , asecond polymer layer 98 is deposited on the via plugs 898, on themetal pieces 898′, on themetal layer 801 and on the exposedfirst polymer layer 95. Thesecond polymer layer 98 can be formed by a spin-on coating process, a lamination process or a screen-printing process. - For example, the
polymer layer 98 can be formed by spin-on coating a negative-type photosensitive polyimide layer, containing ester-typer precursor, having a thickness of between 6 and 50 μm on the via plugs 898, on themetal pieces 898′, on the bulkconduction metal layer 8012 and on the exposedpolymer layer 95, then baking the spin-on coated polyimide layer, and then curing or heating the baked polyimide layer at a peak temperature of between 290 and 400° C. for a time of between 20 and 150 minutes in a nitrogen ambient or in an oxygen-free ambient, the cured polyimide layer having a thickness of between 3 and 25 μm. Alternatively, the baked polyimide layer can be cured or heated at a temperature between 150 and 290° C., and preferably of between 260 and 280° C., for a time of between 20 and 150 minutes in a nitrogen ambient or in an oxygen-free ambient. - Referring to
FIG. 16F , a polishing or mechanical polishing process, and preferably a chemical-mechanical polishing (CMP) process, is used to planarize the surface of thesecond polymer layer 98, exposing the via plugs 898. Thepolymer layer 98, after being planarized, may have a thickness t between 5 and 50 micrometers. -
FIGS. 16G-16K show process steps to form a secondover-passivation metal layer 802 using a single-embossing process same as described inFIGS. 15D-15H , that is, an adhesion/barrier/seed layer 8021 is deposited, preferred by sputtering, on thesecond polymer layer 98 and on the exposed viaplugs 898, followed by forming aphotoresist layer 73 on the adhesion/barrier/seed layer 8021,openings 730 in thephotoresist layer 73 exposing the seed layer of the adhesion/barrier/seed layer 8021, followed by forming a bulkconduction metal layer 8022 on the seed layer exposed by theopenings 730, followed by removing thephotoresist layer 73, followed by removing the adhesion/barrier/seed layer 8021 not under the bulkconduction metal layer 8022. The specification of the adhesion/barrier/seed layer 8021 and the bulkconduction metal layer 8022 shown inFIGS. 16G-16K can be referred to as the specification of the adhesion/barrier/seed layer 8011 and the bulkconduction metal layer 8012 illustrated inFIGS. 15D-15K , respectively. The process of forming the adhesion/barrier/seed layer 8021 shown inFIGS. 16G-16K can be referred to as the process of forming the adhesion/barrier/seed layer 8011 illustrated inFIGS. 15D-15K . The process of forming the bulkconduction metal layer 8022 shown inFIGS. 16G-16K can be referred to as the process of forming the bulkconduction metal layer 8012 illustrated inFIGS. 15D-15K . - Referring to
FIG. 16L , acap layer 99 is then deposited and patterned to complete a two-metal-layer over-passivation scheme 8. Acontact structure 89 illustrated inFIG. 15L can be formed on the exposedmetal pad 8000 shown inFIG. 16L for assembly and/or packaging purposes. The specification of thecontact structure 89 shown inFIG. 16L can be referred to as the specification of thecontact structure 89 illustrated inFIG. 15L . The process of forming thecontact structure 89 shown inFIG. 16L can be referred to as the process of forming thecontact structure 89 illustrated inFIG. 15L . As an alternative, the double-emboss process steps inFIGS. 15D-15G and 16A-16D for forming thefirst metal layer 801 and the first viaplug 898 can be repeated to form additional metal layer (not shown) on thepolymer layer 98 and on the via plugs 898, and to form additional via plug (not shown) on the additional metal layer. In this alternative, the additional via plug can be joined with a wirebonded wire using a wirebonding process, with a solder bump using a ball-mounting process or with a flexible substrate using a TAB process. The description and specification inFIGS. 16A-16L can be applied to forming the thick and wide power metal trace, bus orplane 81 over thepassivation layer 5 in the first embodiment, to forming the thick and wide ground metal trace, bus orplane 82 over thepassivation layer 5 in the first and fourth embodiments, to forming the thick and wide power metal trace, bus orplane 81P over thepassivation layer 5 in the first and fourth embodiments, and to forming the thick and wide signal metal trace, bus orplane passivation layer 5 in the second and third embodiments. -
FIGS. 17A to 17J show process steps to form an over-passivation scheme 8 with threemetal layers metal layer 803 is formed by a single-emboss process. A first double-embossing process is used to form thefirst metal layer 801 and the first viaplug 898 as described inFIGS. 15D-15G and 16A-16D. A firstinter-metal polymer layer 98 is formed and planarized to expose the first viaplugs 898, shown in process steps ofFIGS. 16E-16F .FIG. 17A is at the same step asFIG. 16J when thefirst metal layer 801, the first viaplugs 898 and themetal piece 898′ are formed by a double-emboss metal process, and the inter-metaldielectric polymer layer 98 is formed with the first viaplugs 898 being exposed. The design of thefirst metal layer 801 and the first viaplugs 898 inFIG. 17A is slightly different from that inFIG. 16J to accommodate an additional metal layer. The process for forming thebottom metal layer 8021 inFIG. 17A can be referred to as the process for forming thebottom metal layer 8011 inFIG. 15D or thebottom metal layer 8021 inFIG. 16G ; the process for forming themetal layer 8022 inFIG. 17A can be referred to as the process for forming themetal layer 8012 inFIG. 15E or themetal layer 8022 inFIGS. 16H-16J . The specification of the adhesion/barrier/seed layer 8021 and the bulkconduction metal layer 8022 shown inFIGS. 17A-17J can be referred to as the specification of the adhesion/barrier/seed layer 8011 and the bulkconduction metal layer 8012 illustrated inFIGS. 15D-15K , respectively. [0051] Referring toFIG. 17B now, asecond photoresist layer 74 is then deposied and patterned to formopenings 740 over the bulkconduction metal layer 8022 and/or to optionally formopenings 740′ directly on the seed layer of the second adhesion/barrier/seed layer 8021. - For example, the
photoresist layer 74 can be formed by spin-on coating a positive-type photosensitive polymer layer on the seed layer of the adhesion/barrier/seed layer 8021 and on the bulkconduction metal layer 8022, then exposing the photosensitive polymer layer using a 1× stepper or 1× contact aligner with at least two of G-line having a wavelength ranging from 434 to 438 nm, H-line having a wavelength ranging from 403 to 407 nm, and I-line having a wavelength ranging from 363 to 367 nm, illuminating the photosensitive polymer layer, that is, G-line and H-line, G-line and I-line, H-line and I-line, or G-line, H-line and I-line illuminate the photosensitive polymer layer, then developing the exposed polymer layer, and then removing the residual polymeric material or other contaminants from the seed layer and form the bulkconduction metal layer 8022 with an O2 plasma or a plasma containing fluorine of below 200PPM and oxygen, such that thephotoresist layer 74 can be patterned with theopenings conduction metal layer 8022 and the seed layer of the adhesion/barrier/seed layer 8021, respectively. - Referring to
FIG. 17C , a second via plug layer is electroplated in thephotoresist openings plugs 897 and thesecond metal piece 897′. Thesecond metal piece 897′ can be used as described for the first metal piece 989′. The material of the viaplug 897 andmetal piece 897′ may be gold or copper. For example, the viaplug 897 andmetal piece 897′ may be formed by electroplating a gold layer with a thickness of between 1 and 100 μm, and preferably of between 2 and 30 μm, on the gold layer, exposed by theopenings 740, of the bulkconduction metal layer 8022, and on the seed layer, made of gold, of the adhesion/barrier/seed layer 8021 exposed by theopenings 740′. Alternatively, the viaplug 897 andmetal piece 897′ may be formed by electroplating a copper layer with a thickness of between 1 and 100 μm, and preferably of between 2 and 30 μm, on the copper layer, exposed by theopenings 740, of the bulkconduction metal layer 8022, and on the seed layer, made of copper, of the adhesion/barrier/seed layer 8021 exposed by theopenings 740′. - Referring to
FIG. 17D , thesecond photoresist layer 74 is then stripped using an organic solution with amide. However, some residuals from thephotoresist layer 74 could remain on the bulkconduction metal layer 8022 and on the seed layer of the adhesion/barrier/seed layer 8021. Thereafter, the residuals can be removed from the bulkconduction metal layer 8022 and from the seed layer with a plasma, such as O2 plasma or plasma containing fluorine of below 200PPM and oxygen. - Alternatively, after the bulk
conduction metal layer 8022 is formed on the seed layer of the adhesion/barrier/seed layer 8021 exposed by theopenings 730 illustrated inFIG. 16I , without removing thephotoresist layer 73, thephotoresist layer 74 shown inFIG. 17B can be formed on thephotoresist layer 73 and on the bulkconduction metal layer 8022. Theopenings 740 in thephotoresist layer 74 expose the bulkconduction metal layer 8022, respectively, for defining the pattern of the via plugs 897. The process for forming the via plugs 897 can be referred to as the above disclosure. Finally, the photoresist layers 73 and 74 are removed using an organic solution with amide. However, some residuals from the photoresist layers 73 and 74 could remain on the bulkconduction metal layer 8022, on the via plugs 897 and on the seed layer of the adhesion/barrier/seed layer 8021. Thereafter, the residuals can be removed from the seed layer of the adhesion/barrier/seed layer 8021, from the via plugs 897 and from the bulkconduction metal layer 8022 with a plasma, such as O2 plasma or plasma containing fluorine of below 200PPM and oxygen. Next, the adhesion/barrier/seed layer 8021 not under the bulkconduction metal layer 8022 can be removed, as mentioned in the above descrciption[0051] Referring toFIG. 17E , the second adhesion/barrier/seed layer 8021 not under the second bulkconduction metal layer 8022 and not under the second metal piece 987′ is removed. The process of removing the second adhesion/barrier/seed layer 8021 not under the second bulkconduction metal layer 8022 and not under thesecond metal piece 897′, as shown inFIG. 17E , can be referred to as the process of removing the first adhesion/barrier/seed layer 8011 not under the first bulkconduction metal layer 8012 and not under themetal piece 898′, as illustrated inFIG. 16D . - Referring to
FIGS. 17F-17G , a second inter-metaldielectric polymer layer 97 is then deposited and planarized to expose the second via plugs 897. The material of thepolymer layer 97 may be polyimide (PI), benzocyclobutane (BCB), polyurethane, epoxy resin, a parylene-based polymer, a solder-mask material, an elastomer, silicone or a porous dielectric material. The process for forming thepolymer layer 97 inFIG. 17F can be as referred to as the process for forming thepolymer layer 98 inFIG. 16E ; the process for planarizing thepolymer layer 97 inFIG. 17G can be as referred to as the process for planarizing thepolymer layer 98 inFIG. 16F . - For example, the
polymer layer 97 can be formed by spin-on coating a negative-type photosensitive polyimide layer, containing ester-typer precursor, having a thickness of between 10 and 120 μm on the exposed bulkconduction metal layer 8022, on the via plugs 897, on themetal piece 897′ and on the exposedpolymer layer 98, then baking the spin-on coated polyimide layer, then curing or heating the baked polyimide layer at a peak temperature of between 290 and 400° C. for a time of between 20 and 150 minutes in a nitrogen ambient or in an oxygen-free ambient, the cured polyimide layer having a thickness of between 5 and 60 μm, and then polishing or mechanical polishing, preferred chemical-mechanical polishing, an upper surface of thepolymer layer 97 to uncover the via plugs 897 and to planarize the upper surface thereof. Alternatively, the baked polyimide layer can be cured or heated at a temperature between 150 and 290° C., and preferably of between 260 and 280° C., for a time of between 20 and 150 minutes in a nitrogen ambient or in an oxygen-free ambient. -
FIGS. 17H and 17I show a single-embossing process is used to form athird metal layer 803 by first depositing an adhesion/barrier/seed layer 8031, depositing and patterning a photoresist layer, electroplating a bulkconduction metal layer 8032, stripping the photoresist layer and self-aligned etch the adhesion/barrier/seed layer 8031. The specification of the adhesion/barrier/seed layer 8031 and the bulkconduction metal layer 8032 shown inFIGS. 17H-17I can be referred to as the specification of the adhesion/barrier/seed layer 8011 and the bulkconduction metal layer 8012 illustrated inFIGS. 15D-15H , respectively. The process of forming the adhesion/barrier/seed layer 8031 shown inFIGS. 17H-17I can be referred to as the process of forming the adhesion/barrier/seed layer 8011 illustrated inFIGS. 15D-15H . The process of forming the bulkconduction metal layer 8032 shown inFIGS. 17H-17I can be referred to as the process of forming the bulkconduction metal layer 8012 illustrated inFIGS. 15D-15H . -
FIG. 17J shows a completed structure by depositing and pattern acap polymer layer 99 on the exposedpolymer layer 97 and on thethird metal layer 803, anopening 990 in thecap polymer layer 99 exposing acontact pad 8000 for interconnection to an external circuit. - The
polymer layer 99 may be formed by a spin-on coating process, a lamination process or a screen-printing process. The material of thepolymer layer 99 may be polyimide (PI), benzocyclobutane (BCB), polyurethane, epoxy resin, a parylene-based polymer, a solder-mask material, an elastomer, silicone or a porous dielectric material. - For example, the polymer layer 99 can be formed by spin-on coating a negative-type photosensitive polyimide layer, containing ester-typer precursor, having a thickness of between 6 and 50 μm on the exposed polymer layer 97 and on the bulk conduction metal layer 8032, then baking the spin-on coated polyimide layer, then exposing the baked polyimide layer using a 1× stepper or 1× contact aligner with at least two of G-line having a wavelength ranging from 434 to 438 nm, H-line having a wavelength ranging from 403 to 407 nm, and I-line having a wavelength ranging from 363 to 367 nm, illuminating the baked polyimide layer, that is, G-line and H-line, G-line and I-line, H-line and I-line, or G-line, H-line and I-line illuminate the baked polyimide layer, then developing the exposed polyimide layer to form a polyimide opening in the exposed polyimide layer exposing the pad 8000, then curing or heating the developed polyimide layer at a peak temperature of between 290 and 400° C. for a time of between 20 and 150 minutes in a nitrogen ambient or in an oxygen-free ambient, the cured polyimide layer having a thickness of between 3 and 25 μm, and then removing the residual polymeric material or other contaminants from the upper surface of the pad 8000 exposed by the polyimide opening with an O2 plasma or a plasma containing fluorine of below 200PPM and oxygen, such that the polymer layer 99 can be patterned with an opening 990 in the polymer layer 99 exposing the pad 8000. Alternatively, the developed polyimide layer can be cured or heated at a temperature between 150 and 290° C., and preferably of between 260 and 280° C., for a time of between 20 and 150 minutes in a nitrogen ambient or in an oxygen-free ambient.
- The
pad 8000 can be used to be connected to the external circuit via a wirebonding process, a solder bonding process or a tape-automated-bonding (TAB) process, wherein the external circuit may be another semiconductor chip, a flexible substrate comprising a polymer layer (such as polyimide) having a thickness of between 30 and 200 μm and not comprising any polymer layer with glass fiber, a glass substrate, a ceramic substrate comprising a ceramic material as insulating layers between circuit layers, a silicon substrate, an organic substrate, a printed circuit board (PCB) or a ball grid array (BGA) substrate. - After the
polymer layer 99 and theopening 990 are formed, a semiconductor wafer formed with the over-passivation scheme 8 can be diced into a plurality of individual semiconductor chips. -
FIGS. 18A to 181 show another alternative of process steps to form an over-passivation scheme 8 with threemetal layers metal layer 802 is formed by a double-emboss process. - Referring to
FIG. 18A , a first single-embossing process is used to form thefirst metal layer 801 as described inFIGS. 15D-15H . Next, a firstinter-metal polymer layer 98 is deposited and patterned withopenings 980 to expose thefirst metal layer 801, as shown in process step ofFIG. 15I .FIG. 18A is at the same process step asFIG. 15I when thefirst metal layer 801 and the first inter-metal dielectric polymer layer 98 are formed by a single-emboss metal process, and the inter-metaldielectric polymer layer 98 is deposited and patterned withopenings 980 exposing thefirst metal layer 801. The design of thefirst metal layer 801 and the first inter-metal polymer openings 980 inFIG. 18A is slightly different from that inFIG. 15I to accommodate an additional metal layer. The process steps inFIGS. 18B-18G show a double-embossing process to form asecond metal layer 802 and viaplugs 897. The specification of thepolymer layer 95, themetal layer 801 and thepolymer layer 98 shown inFIGS. 18A-181 can be referred to as the specification of thepolymer layer 95, themetal layer 801 and thepolymer layer 98 illustrated inFIGS. 15C-15K , respectively. The process of forming thepolymer layer 95 shown inFIG. 18A can be referred to as thepolymer layer 95 illustrated inFIGS. 15C-15K . The process of forming themetal layer 801 shown inFIG. 18A can be referred to as themetal layer 801 illustrated inFIGS. 15C-15K . The process of forming thepolymer layer 98 shown inFIG. 18A can be referred to as thepolymer layer 98 illustrated inFIGS. 15C-15K . - Referring to
FIG. 18B , a second adhesion/barrier/seed layer 8021 is deposited on thepolymer layer 98 and on thefirst metal layer 801 exposed by theopenings 980. The specification of the second adhesion/barrier/seed layer 8021 shown inFIGS. 18B-181 can be referred to as the specification of the second adhesion/barrier/seed layer 8021 illustrated inFIGS. 15J-15K . The process of forming the second adhesion/barrier/seed layer 8021 shown inFIG. 18B can be referred to as the process of forming the second adhesion/barrier/seed layer 8021 illustrated inFIGS. 15J-15K . - Referring to
FIG. 18C , aphotoresist layer 73, such as positive-type photoresist layer, is deposited on the seed layer of the second adhesion/barrier/seed layer 8021. Next, thephotoresist layer 73 is patterned with exposure and development processes to formopenings 730 in thephotoresist layer 73 exposing the seed layer of the second adhesion/barrier/seed layer 8021. A 1× stepper or 1× contact aligner can be used to expose thephotoresist layer 73 during the process of exposure. - For example, the
photoresist layer 73 can be formed by spin-on coating a positive-type photosensitive polymer layer on the seed layer of the second adhesion/barrier/seed layer 8021, then exposing the photosensitive polymer layer using a 1× stepper or 1× contact aligner with at least two of G-line having a wavelength ranging from 434 to 438 nm, H-line having a wavelength ranging from 403 to 407 nm, and I-line having a wavelength ranging from 363 to 367 nm, illuminating the photosensitive polymer layer, that is, G-line and H-line, G-line and I-line, H-line and I-line, or G-line, H-line and I-line illuminate the photosensitive polymer layer, then developing the exposed polymer layer, and then removing the residual polymeric material or other contaminants from the seed layer with an O2 plasma or a plasma containing fluorine of below 200PPM and oxygen, such that thephotoresist layer 73 can be patterned withopenings 730 in thephotoresist layer 73 exposing the seed layer. - Next, a
bulk conduction layer 8022 can be electroplated and/or electroless plated over the seed layer exposed by theopenings 730. Thebulk conduction layer 8022 may be a single layer of gold, copper, silver, palladium, platinum, rhodium, ruthenium, rhenium or nickel, or a composite layer made of the abovementioned metals. The specification of the bulkconduction metal layer 8022 shown inFIGS. 18C-181 can be referred to as the specification of the bulkconduction metal layer 8012 illustrated inFIGS. 15F-15K . The process of forming the bulkconduction metal layer 8022 shown inFIGS. 18C-18I can be referred to as the process of forming the bulkconduction metal layer 8012 illustrated inFIGS. 15F-i 5K. - Referring to
FIG. 18D , thephotoresist layer 73 is then stripped using an organic solution with amide. However, some residuals from thephotoresist layer 73 could remain on the bulkconduction metal layer 8022 and on the seed layer of the adhesion/barrier/seed layer 8021. Thereafter, the residuals can be removed from the seed layer of the adhesion/barrier/seed layer 8021 and from the bulkconduction metal layer 8022 with a plasma, such as O2 plasma or plasma containing fluorine of below 200PPM and oxygen. - Referring to
FIG. 18E , aphotoresist layer 74 is then deposited and patterned to formopenings 740 over the second bulkconduction metal layer 8022 and/or to optionally formopenings 740′ directly on the seed layer of the second adhesion/barrier/seed layer 8021. For example, thephotoresist layer 74 can be formed by spin-on coating a positive-type photosensitive polymer layer on the seed layer of the adhesion/barrier/seed layer 8021 and on the bulkconduction metal layer 8022, then exposing the photosensitive polymer layer using a 1× stepper or 1× contact aligner with at least two of G-line having a wavelength ranging from 434 to 438 nm, H-line having a wavelength ranging from 403 to 407 nm, and I-line having a wavelength ranging from 363 to 367 nm, illuminating the photosensitive polymer layer, that is, G-line and H-line, G-line and I-line, H-line and I-line, or G-line, H-line and I-line illuminate the photosensitive polymer layer, then developing the exposed polymer layer, and then removing the residual polymeric material or other contaminants from the seed layer and form the bulkconduction metal layer 8022 with an O2 plasma or a plasma containing fluorine of below 200PPM and oxygen, such that thephotoresist layer 74 can be patterned with theopenings conduction metal layer 8022 and the seed layer of the adhesion/barrier/seed layer 8021, respectively. - Next, a via plug layer is electroplated in the
photoresist openings plugs 897 andmetal piece 897′. Themetal piece 897′ can be used as described for themetal piece 898′ inFIG. 16D . - The material of the
via plug 897 andmetal piece 897′ may be gold or copper. For example, thevia plug 897 andmetal piece 897′ may be formed by electroplating a gold layer with a thickness of between 1 and 100m, and preferably of between 2 and 30 μm, on the gold layer, exposed by theopenings 740, of the bulkconduction metal layer 8022, and on the seed layer, made of gold, of the adhesion/barrier/seed layer 8021 exposed by theopenings 740′. Alternatively, thevia plug 897 andmetal piece 897′ may be formed by electroplating a copper layer with a thickness of between 1 and 100 μm, and preferably of between 2 and 30 μm, on the copper layer, exposed by theopenings 740, of the bulkconduction metal layer 8022, and on the seed layer, made of copper, of the adhesion/barrier/seed layer 8021 exposed by theopenings 740′. - Referring to
FIG. 18F , thephotoresist layer 74 is then stripped using an organic solution with amide. However, some residuals from thephotoresist layer 74 could remain on the exposed bulkconduction metal layer 8022, on thevia plugs 897, on themetal piece 897′ and on the seed layer of the adhesion/barrier/seed layer 8021. Thereafter, the residuals can be removed from the seed layer, from thevia plugs 897, from themetal piece 897′ and from the bulkconduction metal layer 8022 with a plasma, such as O2 plasma or plasma containing fluorine of below 200PPM and oxygen. - Alternatively, after the bulk
conduction metal layer 8022 is formed on the seed layer of the adhesion/barrier/seed layer 8021 exposed by theopenings 730 illustrated inFIG. 18C , without removing thephotoresist layer 73, thephotoresist layer 74 shown inFIG. 18E can be formed on thephotoresist layer 73 and on the bulkconduction metal layer 8022. Theopenings 740 in thephotoresist layer 74 expose the bulkconduction metal layer 8022, respectively, for defining the pattern of thevia plugs 897. The process for forming thevia plugs 897 can be referred to as the above disclosure. Finally, thephotoresist layers photoresist layers conduction metal layer 8022, on thevia plugs 897 and on the seed layer of the adhesion/barrier/seed layer 8021. Thereafter, the residuals can be removed from the seed layer of the adhesion/barrier/seed layer 8021, from thevia plugs 897 and from the bulkconduction metal layer 8022 with a plasma, such as O2 plasma or plasma containing fluorine of below 200PPM and oxygen. Next, the adhesion/barrier/seed layer 8021 not under the bulkconduction metal layer 8022 can be removed, as mentioned in the above descrciption. - Referring to
FIG. 18C ; the adhesion/barrier/seed layer 8021 not under the bulkconduction metal layer 8022 and not under themetal piece 897′ can be removed. The process of removing the adhesion/barrier/seed layer 8021 not under the bulkconduction metal layer 8022 and not under thesecond metal piece 897′, as shown inFIG. 18G , can be referred to as the process of removing the adhesion/barrier/seed layer 8011 not under the bulkconduction metal layer 8012 and ont under themetal piece 898′, as illustrated inFIG. 16D . - Referring to
FIG. 18H , a second inter-metaldielectric polymer layer 97 is then deposited and planarized to expose the second via plugs 897. The material of thepolymer layer 97 may be polyimide (PI), benzocyclobutane (BCB), polyurethane, epoxy resin, a parylene-based polymer, a solder-mask material, an elastomer, silicone or a porous dielectric material. - For example, the
polymer layer 97 can be formed by spin-on coating a negative-type photosensitive polyimide layer, containing ester-typer precursor, having a thickness of between 10 and 120 μm on the exposed bulkconduction metal layer 8022, on the via plugs 897, on themetal piece 897′ and on the exposedpolymer layer 98, then baking the spin-on coated polyimide layer, then curing or heating the baked polyimide layer at a peak temperature of between 290 and 400° C. for a time of between 20 and 150 minutes in a nitrogen ambient or in an oxygen-free ambient, the cured polyimide layer having a thickness of between 5 and 60 μm, and then polishing or mechanical polishing, preferred chemical-mechanical polishing, an upper surface of thepolymer layer 97 to uncover the via plugs 897 and to planarize the upper surface thereof. Alternatively, the baked polyimide layer can be cured or heated at a temperature between 150 and 290° C., and preferably of between 260 and 280° C., for a time of between 20 and 150 minutes in a nitrogen ambient or in an oxygen-free ambient. -
FIG. 18I shows a completed structure by first forming thethird metallayer 803 is formed by a single-embossing process as described inFIGS. 17H-17I . Next, acap polymer layer 99 is spin coated on the patternedcircuit layer 803, and anopening 990 is formed in thecap polymer layer 99 to expose acontact pad 8000 for interconnection to an external circuit. The specification of the adhesion/barrier/seed layer 8031 and the bulkconduction metal layer 8032 shown inFIG. 18I can be referred to as the specification of the adhesion/barrier/seed layer 8011 and the bulkconduction metal layer 8012 illustrated inFIGS. 15D-15H , respectively. The process of forming the adhesion/barrier/seed layer 8031 shown inFIG. 18I can be referred to as the process of forming the adhesion/barrier/seed layer 8011 illustrated inFIGS. 15D-15H . The process of forming the bulkconduction metal layer 8032 shown inFIG. 18I can be referred to as the process of forming the bulkconduction metal layer 8012 illustrated inFIGS. 15D-15H . The specification of thepolymer layer 99 shown inFIG. 18I can be referred to as the specification of thepolymer layer 99 illustrated inFIG. 17J . The process of forming thepolymer layer 99 shown inFIG. 18I can be referred to as the process of forming thepolymer layer 99 and theopening 990 illustrated inFIG. 17J . - The
pad 8000 can be used to be connected to the external circuit via a wirebonding process, a solder bonding process or a tape-automated-bonding (TAB) process, wherein the external circuit may be another semiconductor chip, a flexible substrate comprising a polymer layer (such as polyimide) having a thickness of between 30 and 200 μm and not comprising any polymer layer with glass fiber, a glass substrate, a ceramic substrate comprising a ceramic material as insulating layers between circuit layers, a silicon substrate, an organic substrate, a printed circuit board (PCB) or a ball grid array (BGA) substrate. - After the
polymer layer 99 and theopening 990 are formed, a semiconductor wafer formed with the over-passivation scheme 8 can be diced into a plurality of individual semiconductor chips. [0431]FIGS. 19A to 191 show another alternative of process steps to form an over-passivation scheme 8 with twometal layers metal layer 801 is formed by a double-emboss process, while themetal layer 802 is formed by a single-emboss process. - Referring to
FIG. 19A , after the process steps ofFIGS. 15C-15G and 16A-16F for forming thepolymer layer 95, theopenings 950, themetal layer 801, the via plugs 898, themetal pieces 898′ and thepolymer layer 98 are completed, apolymer layer 97 can be formed on thepolymer layer 98,multiple openings 970 in thepolymer layer 97 exposing the via plugs 898. The material of thepolymer layer 97 may be polyimide (PI), benzocyclobutane (BCB), polyurethane, epoxy resin, a parylene-based polymer, a solder-mask material, an elastomer, silicone or a porous dielectric material. - For example, the polymer layer 97 can be formed by spin-on coating a negative-type photosensitive polyimide layer, containing ester-typer precursor, having a thickness of between 6 and 50 μm on the polymer layer 98 and on the exposed via plugs 898, then baking the spin-on coated polyimide layer, then exposing the baked polyimide layer using a 1× stepper or 1× contact aligner with at least two of G-line having a wavelength ranging from 434 to 438 nm, H-line having a wavelength ranging from 403 to 407 nm, and I-line having a wavelength ranging from 363 to 367 nm, illuminating the baked polyimide layer, that is, G-line and H-line, G-line and I-line, H-line and I-line, or G-line, H-line and I-line illuminate the baked polyimide layer, then developing the exposed polyimide layer to form polyimide openings in the exposed polyimide layer exposing the exposed via plugs 898, then curing or heating the developed polyimide layer at a peak temperature of between 290 and 400° C. for a time of between 20 and 150 minutes in a nitrogen ambient or in an oxygen-free ambient, the cured polyimide layer having a thickness of between 3 and 25 μm, and then removing the residual polymeric material or other contaminants from the upper surface of the via plugs 898 exposed by the polyimide openings with an O2 plasma or a plasma containing fluorine of below 200PPM and oxygen, such that the polymer layer 97 can be patterned with openings 970 exposing the via plugs 898. Alternatively, the developed polyimide layer can be cured or heated at a temperature between 150 and 290° C., and preferably of between 260 and 280° C., for a time of between 20 and 150 minutes in a nitrogen ambient or in an oxygen-free ambient. [0051] Referring to
FIG. 19B , an adhesion/barrier/seed layer 8021 is deposited, preferred by sputtering, on thepolymer layer 97 and on the via plugs 898 exposed by theopenings 970. Alternatively, the adhesion/barrier/seed layer 8021 can be formed by a process including a vapor deposition method, an evaporation method, a CVD method, an electroless plating method or a PVD method. The specification of the adhesion/barrier/seed layer 8021 shown inFIGS. 19B-191 can be referred to as the specification of the adhesion/barrier/seed layer 8011 illustrated inFIGS. 15D-15K . The process of forming the adhesion/barrier/seed layer 8021 shown inFIG. 19B can be referred to as the process of forming the adhesion/barrier/seed layer 8011 illustrated inFIGS. 15D-15K . - Referring to
FIG. 19C , aphotoresist layer 73, such as positive-type photoresist layer, is formed on the adhesion/barrier/seed layer 8021. Next, thephotoresist layer 73 is patterned with exposure and development processes to formopenings 730 in thephotoresist layer 73 exposing the adhesion/barrier/seed layer 8021. A 1× stepper or 1× contact aligner can be used to expose thephotoresist layer 730 during the process of exposure. The process of forming thephotoresist layer 73 and theopenings 730 in thephotoresist layer 73 shown inFIG. 19C can be referred to as the process of forming thephotoresist layer 73 and theopenings 730 in thephotoresist layer 73 illustrated inFIG. 18C . - Referring to
FIG. 19D , a bulkconduction metal layer 8022 can be electroplated and/or electroless plated over the adhesion/barrier/seed layer 8021 exposed by theopenings 730. Thebulk conduction layer 8022 may be a single layer of gold, copper, silver, palladium, platinum, rhodium, ruthenium, rhenium or nickel, or a composite layer made of the abovementioned metals. The specification of the bulkconduction metal layer 8022 shown inFIGS. 19D-191 can be referred to as the specification of the bulkconduction metal layer 8012 illustrated inFIGS. 15F-15K . The process of forming the bulkconduction metal layer 8022 shown inFIG. 19D can be referred to as the process of forming the bulkconduction metal layer 8012 illustrated inFIGS. 15F-15K . - Referring to
FIG. 19E , after the bulkconduction metal layer 8022 is formed, most of thephotoresist layer 73 can be removed using an organic solution with amide. However, some residuals from thephotoresist layer 73 could remain on the bulkconduction metal layer 8022 and on the seed layer of the adhesion/barrier/seed layer 8021. Thereafter, the residuals can be removed from the bulkconduction metal layer 8022 and from the seed layer with a plasma, such as O2 plasma or plasma containing fluorine of below 200PPM and oxygen. - Referring to
FIG. 19F , the adhesion/barrier/seed layer 8021 not under the bulkconduction metal layer 8022 is removed with a dry etching method or a wet etching method. As to the wet etching method, when the seed layer of the adhesion/barrier/seed layer 8021 is a gold layer, it can be etched with an iodine-containing solution, such as solution containing potassium iodide; when the seed layer of the adhesion/barrier/seed layer 8021 is a copper layer, it can be etched with a solution containing NH4OH; when the adhesion/barrier layer of the adhesion/barrier/seed layer 8021 is a titanium-tungsten-alloy layer, it can be etched with a solution containing hydrogen peroxide; when the adhesion/barrier layer of the adhesion/barrier/seed layer 8021 is a titanium layer, it can be etched with a solution containing hydrogen fluoride; when the adhesion/barrier layer of the adhesion/barrier/seed layer 8021 is a chromium layer, it can be etched with a solution containing potassium ferricyanide. As to the dry etching method, when the seed layer of the adhesion/barrier/seed layer 8021 is a gold layer, it can be removed with an ion milling process or with an Ar sputtering etching process; when the adhesion/barrier layer of the adhesion/barrier/seed layer 8021 is a titanium layer or a titanium-tungsten-alloy layer, it can be etched with a chlorine-containing plasma etching process or with an RIE process. Generally, the dry etching method to etch the adhesion/barrier/seed layer 8021 not under the bulkconduction metal layer 8022 may include a chemical plasma etching process, a sputtering etching process, such as argon sputter process, or a chemical vapor etching process. - Thereby, a
second metal layer 802 can be formed on thepolymer layer 97 and on the via plugs 898 exposed by theopenings 970, and thesecond metal layer 802 is formed with the adhesion/barrier/seed layer 8021 and the bulkconduction metal layer 8022 on the adhesion/barrier/seed layer 8021. - Referring to
FIG. 19G , apolymer layer 99 is formed on the exposedpolymer layer 97 and on the bulkconduction metal layer 8022 via a spin-on coating process. Referring toFIG. 19H , thepolymer layer 99 is patterned with exposure and development processes to form anpolymer opening 990 in thepolymer layer 99 exposing thepad 8000. Alternatively, thepolymer layer 99 may be formed by a lamination process or a screen-printing process. The material of thepolymer layer 99 may be polyimide (PI), benzocyclobutane (BCB), polyurethane, epoxy resin, a parylene-based polymer, a solder-mask material, an elastomer, silicone or a porous dielectric material. - For example, the polymer layer 99 can be formed by spin-on coating a negative-type photosensitive polyimide layer, containing ester-typer precursor, having a thickness of between 6 and 50 μm on the exposed polymer layer 97 and on the bulk conduction metal layer 8022, then baking the spin-on coated polyimide layer, then exposing the baked polyimide layer using a 1× stepper or 1× contact aligner with at least two of G-line having a wavelength ranging from 434 to 438 nm, H-line having a wavelength ranging from 403 to 407 nm, and I-line having a wavelength ranging from 363 to 367 nm, illuminating the baked polyimide layer, that is, G-line and H-line, G-line and I-line, H-line and I-line, or G-line, H-line and I-line illuminate the baked polyimide layer, then developing the exposed polyimide layer to form an polyimide opening in the exposed polyimide layer exposing the pad 8000, then curing or heating the developed polyimide layer at a peak temperature of between 290 and 400° C. for a time of between 20 and 150 minutes in a nitrogen ambient or in an oxygen-free ambient, the cured polyimide layer having a thickness of between 3 and 25 μm, and then removing the residual polymeric material or other contaminants from the upper surface of the pad 8000 exposed by the polyimide opening with an O2 plasma or a plasma containing fluorine of below 200PPM and oxygen, such that the polymer layer 99 can be patterned with an opening 990 in the polymer layer 99 exposing the pad 8000. Alternatively, the developed polyimide layer can be cured or heated at a temperature between 150 and 290° C., and preferably of between 260 and 280° C., for a time of between 20 and 150 minutes in a nitrogen ambient or in an oxygen-free ambient.
- After the
polymer layer 99 and theopening 990 are formed, a semiconductor wafer formed with the over-passivation scheme 8 can be diced into a plurality of individual semiconductor chips. The method of connecting thecontact pad 8000 inFIG. 19I to an external circuit can be referred to as the method of connecting thecontact pad 8000 inFIG. 15K to an external circuit. The external circuit may be another semiconductor chip, a flexible substrate comprising a polymer layer (such as polyimide) having a thickness of between 30 and 200 μm and not comprising any polymer layer with glass fiber, a glass substrate, a ceramic substrate comprising a ceramic material as insulating layers between circuit layers, a silicon substrate, an organic substrate, a printed circuit board (PCB) or a ball grid array (BGA) substrate. For example, referring toFIG. 19I , via a wirebonding process, awire 89′, such as gold wire, copper wire or aluminum wire, can be bonded to thepad 8000 of the individual semiconductor chip. - Alternatively, the
contact structure 89 illustrated inFIG. 15L can be formed over thepad 8000 exposed by theopening 990. Under thecontact structure 89 may be an adhesion/barrier layer 891. After the wafer is formed with thecontact structure 89, it can be diced into a plurality of individual semiconductor chips. -
FIGS. 21 and 22 show top views of a MOS transistor that can be a PMOS transistor or an NMOS transistor. Referring toFIG. 21 , a transistor comprises anactive region 200, diffusion region, in or over thesilicon substrate 1, afield oxide region 202 on the silicon substrate I and around theactive region 200, agate 204 on thefield oxide region 202 and across theactive region 200, and a gate oxide (not shown) between theactive region 200 and thegate 204. Theactive region 200 can be defined as asoure 206 at a side of thegate 204, and adrain 208 at the other side of thegate 204. The material of thegate 204 may be poly silicon, metal silicide or composite layer of above materials, wherein the metal silicide may be NiSi, CoS, TiSi2 or WSi. Alternatively, the material of thegate 204 may be a metal, such as W, WN, TiN, Ta, TaN, Mo, or alloy or composite layer of above materials. The material of the gate oxide may be silicon oxide or high k oxide, such as Hf containing oxide. The Hf containing oxide may be HfO2, HfSiON or HfSiO. The above-mentioned physical channel width and physical channel length in all embodiments can be defined inFIG. 21 . The reference mark of W is defined as the physical channel width of the transistor, the length of thegate 204 crossing over thediffusion region 200; the reference mark of L is defined as the physical channel length of the transistor, the width of thegate 204 over thediffusion region 200. - Referring to
FIG. 22 , alternatively, a transistor may include agate 204 with multiple portions 204 1-204 n over one ormore diffusion regions 200. The reference marks of W1-Wn are defined as the physical channel width of each portion 204 1-204 n of thegate 204, the length of each portion 204 1-204 n of thegate 204 crossing over thediffusion region 200; the reference mark of L is defined as the physical channel length of one of the portions 204 1-204 n of thegate 204, the width of one of the portions 204 1-204 n of thegate 204 over thediffusion region 200. In this case, the physical channel width W of the transistor is the summation of the physical channel widths WI-Wl of each portions 204 1-204 n of thegate 204, and the physical channel length L of the transistor is the physical channel length L of one of the portions 204 1-204 n of thegate 204. - Those described above are the embodiments to exemplify the present invention to enable the person skilled in the art to understand, make and use the present invention. However, it is not intended to limit the scope of the present invention. Any equivalent modification and variation according to the spirit of the present invention is to be also included within the scope of the claims stated below.
Claims (20)
1. An integrated circuit chip comprising:
a silicon substrate;
a first internal circuit in or over said silicon substrate, wherein said first internal circuit comprises a first NMOS transistor, wherein a ratio of a physical channel width of said first NMOS transistor to a physical channel length of said first NMOS transistor ranges from 0.1 to 10;
a second internal circuit in or over said silicon substrate, wherein said second internal circuit comprises a second NMOS transistor, wherein a ratio of a physical channel width of said second NMOS transistor to a physical channel length of said second NMOS transistor ranges from 0.1 to 10;
a dielectric structure over said silicon substrate;
a first interconnecting structure over said silicon substrate and in or over said dielectric structure, wherein said first interconnecting structure is connected to a first node of said first internal circuit;
a first pad over said silicon substrate, wherein said first pad is connected to said first node of said first internal circuit through said first interconnecting structure;
a second interconnecting structure over said silicon substrate and in or over said dielectric structure, wherein said second interconnecting structure is connected to a first node of said second internal circuit;
a second pad over said silicon substrate, wherein said second pad is connected to said second node of said second internal circuit through said second interconnecting structure;
a passivation layer over said dielectric structure, wherein said passivation layer comprises an oxide layer and a nitride layer over said oxide layer, and wherein a first opening in said passivation layer exposes said first pad, and a second opening in said passivation layer exposes said second pad, wherein said second opening has a width between 0.1 and 30 micrometers; and
a third interconnecting structure over said passivation layer and over said first and second pads, wherein said first node of said first internal circuit is connected to said first node of said second internal circuit through, in sequence, said first interconnecting structure, said first pad, said third interconnecting structure, said second pad and said second interconnecting structure, and wherein said third interconnecting structure comprises an adhesion/barrier layer, a seed layer on said adhesion/barrier layer, and an electroplated metal layer on said seed layer, wherein said electroplated metal layer has a thickness between 2 and 30 micrometers.
2. The integrated circuit chip of claim 1 further comprising a voltage converter in or over said silicon substrate, a fourth interconnecting structure over said silicon substrate and in or over said dielectric structure, wherein said fourth interconnecting structure is connected to said voltage converter, a third pad over said silicon substrate, wherein said third pad is connected to said voltage converter through said fourth interconnecting structure and exposed by a third opening in said passivation layer, a fifth interconnecting structure over said silicon substrate and in or over said dielectric structure, wherein said fifth interconnecting structure is connected to a second node of said first internal circuit, a fourth pad over said silicon substrate, wherein said fourth pad is connected to said second node of said first internal circuit through said fifth interconnecting structure and exposed by a fourth opening in said passivation layer, a sixth interconnecting structure over said silicon substrate and in or over said dielectric structure, wherein said sixth interconnecting structure is connected to a second node of said second internal circuit, a fifth pad over said silicon substrate, wherein said fifth pad is connected to said second node of said second internal circuit through said sixth interconnecting structure and exposed by a fifth opening in said passivation layer, and a seventh interconnecting structure over said passivation layer and over said third, fourth and fifth pads, wherein said voltage converter is connected to said second node of said first internal circuit through, in sequence, said fourth interconnecting structure, said third pad, said seventh interconnecting structure, said fourth pad and said fifth interconnecting structure, and wherein said voltage converter is connected to said second node of said second internal circuit through, in sequence, said fourth interconnecting structure, said third pad, said seventh interconnecting structure, said fifth pad and said sixth interconnecting structure.
3. The integrated circuit chip of claim 2 , wherein said seventh interconnecting structure is used to deliver a power voltage output from said voltage converter.
4. The integrated circuit chip of claim 1 further comprising an ESD circuit in or over said silicon substrate, a fourth interconnecting structure over said silicon substrate and in or over said dielectric structure, wherein said fourth interconnecting structure is connected to said ESD circuit, a third pad over said silicon substrate, wherein said third pad is connected to said ESD circuit through said fourth interconnecting structure and exposed by a third opening in said passivation layer, a fifth interconnecting structure over said silicon substrate and in or over said dielectric structure, wherein said fifth interconnecting structure is connected to a second node of said first internal circuit, a fourth pad over said silicon substrate, wherein said fourth pad is connected to said second node of said first internal circuit through said fifth interconnecting structure and exposed by a fourth opening in said passivation layer, a sixth interconnecting structure over said silicon substrate and in or over said dielectric structure, wherein said sixth interconnecting structure is connected to a second node of said second internal circuit, a fifth pad over said silicon substrate, wherein said fifth pad is connected to said second node of said second internal circuit through said sixth interconnecting structure and exposed by a fifth opening in said passivation layer, and a seventh interconnecting structure over said passivation layer and over said third, fourth and fifth pads, wherein said ESD circuit is connected to said second node of said first internal circuit through, in sequence, said fourth interconnecting structure, said third pad, said seventh interconnecting structure, said fourth pad and said fifth interconnecting structure, and wherein said ESD circuit is connected to said second node of said second internal circuit through, in sequence, said fourth interconnecting structure, said third pad, said seventh interconnecting structure, said fifth pad and said sixth interconnecting structure.
5. The integrated circuit chip of claim 4 , wherein said seventh interconnecting structure is used to deliver a power voltage input from an external circuit.
6. The integrated circuit chip of claim 1 , wherein said nitride layer has a thickness between 0.2 and 1.5 micrometers.
7. The integrated circuit chip of claim 1 , wherein said first opening has a width between 0.5 and 30 micrometers.
8. The integrated circuit chip of claim 1 , wherein said first internal circuit comprises an NAND gate circuit.
9. The integrated circuit chip of claim 1 , wherein said first internal circuit comprises an NOR gate circuit.
10. The integrated circuit chip of claim 1 , wherein said first internal circuit comprises an inverter.
11. An integrated circuit chip comprising:
a semiconductor substrate;
a memory cell in or over said semiconductor substrate;
a sense amplifier in or over said semiconductor substrate, wherein said sense amplifier has a first node connected to said memory cell;
a buffer circuit in or over said semiconductor substrate, wherein said buffer circuit has a first node connected to a second node of said sense amplifier;
a logic circuit in or over said semiconductor substrate;
a dielectric structure over said semiconductor substrate;
a first interconnecting structure over said semiconductor substrate and in or over said dielectric structure, wherein said first interconnecting structure is connected to a second node of said buffer circuit;
a first pad over said semiconductor substrate, wherein said first pad is connected to said second node of said buffer circuit through said first interconnecting structure;
a second interconnecting structure over said semiconductor substrate and in or over said dielectric structure, wherein said second interconnecting structure is connected to said logic circuit;
a second pad over said semiconductor substrate, wherein said second pad is connected to said logic circuit through said second interconnecting structure;
a passivation layer over said dielectric structure, wherein a first opening in said passivation layer exposes said first pad, and a second opening in said passivation layer exposes said second pad; and
a third interconnecting structure over said passivation layer and over said first and second pads, wherein said buffer circuit has a second node connected to said logic circuit through, in sequence, said first interconnecting structure, said first pad, said third interconnecting structure, said second pad and said second interconnecting structure, and wherein said third interconnecting structure comprises an adhesion/barrier layer, a seed layer on said adhesion/barrier layer, and an electroplated metal layer on said seed layer, wherein said electroplated metal layer has a thickness between 2 and 30 micrometers.
12. The integrated circuit chip of claim 11 , wherein said buffer circuit comprises an input buffer receiving a signal from said second node of said input buffer.
13. The integrated circuit chip of claim 11 , wherein said passivation layer comprises a nitride layer having a thickness between 0.2 and 1.5 micrometers.
14. The integrated circuit chip of claim 11 , wherein said first opening has a width between 0.5 and 30 micrometers.
15. The integrated circuit chip of claim 11 further comprising a polymer layer between said third interconnecting structure and said passivation layer, wherein said polymer layer has a thickness between 2 and 30 micrometers.
16. The integrated circuit chip of claim 11 , wherein said buffer circuit comprises an output buffer outputting a signal from said second node of said input buffer.
17. The integrated circuit chip of claim 11 , wherein said logic circuit comprises an NAND gate circuit.
18. The integrated circuit chip of claim 11 , wherein said logic circuit comprises an NOR gate circuit.
19. The integrated circuit chip of claim 11 , wherein said logic circuit comprises an inverter.
20. The integrated circuit chip of claim 11 , wherein said electroplated metal layer comprises a copper layer having a thickness between 2 and 30 micrometers.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW095136115 | 2006-09-29 | ||
TW095136115A TWI370515B (en) | 2006-09-29 | 2006-09-29 | Circuit component |
Publications (1)
Publication Number | Publication Date |
---|---|
US20080079461A1 true US20080079461A1 (en) | 2008-04-03 |
Family
ID=39260504
Family Applications (8)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/864,927 Expired - Fee Related US8004083B2 (en) | 2006-09-29 | 2007-09-29 | Integrated circuit chips with fine-line metal and over-passivation metal |
US11/864,935 Expired - Fee Related US8021918B2 (en) | 2006-09-29 | 2007-09-29 | Integrated circuit chips with fine-line metal and over-passivation metal |
US11/864,926 Abandoned US20080079461A1 (en) | 2006-09-29 | 2007-09-29 | Integrated circuit chips with fine-line metal and over-passivation metal |
US11/864,917 Expired - Fee Related US7969006B2 (en) | 2006-09-29 | 2007-09-29 | Integrated circuit chips with fine-line metal and over-passivation metal |
US11/864,938 Expired - Fee Related US7989954B2 (en) | 2006-09-29 | 2007-09-29 | Integrated circuit chips with fine-line metal and over-passivation metal |
US11/864,931 Active 2029-06-07 US8373202B2 (en) | 2006-09-29 | 2007-09-29 | Integrated circuit chips with fine-line metal and over-passivation metal |
US11/865,059 Abandoned US20080081457A1 (en) | 2006-09-29 | 2007-09-30 | Integrated circuit chips with fine-line metal and over-passivation metal |
US13/735,987 Expired - Fee Related US8618580B2 (en) | 2006-09-29 | 2013-01-07 | Integrated circuit chips with fine-line metal and over-passivation metal |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/864,927 Expired - Fee Related US8004083B2 (en) | 2006-09-29 | 2007-09-29 | Integrated circuit chips with fine-line metal and over-passivation metal |
US11/864,935 Expired - Fee Related US8021918B2 (en) | 2006-09-29 | 2007-09-29 | Integrated circuit chips with fine-line metal and over-passivation metal |
Family Applications After (5)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/864,917 Expired - Fee Related US7969006B2 (en) | 2006-09-29 | 2007-09-29 | Integrated circuit chips with fine-line metal and over-passivation metal |
US11/864,938 Expired - Fee Related US7989954B2 (en) | 2006-09-29 | 2007-09-29 | Integrated circuit chips with fine-line metal and over-passivation metal |
US11/864,931 Active 2029-06-07 US8373202B2 (en) | 2006-09-29 | 2007-09-29 | Integrated circuit chips with fine-line metal and over-passivation metal |
US11/865,059 Abandoned US20080081457A1 (en) | 2006-09-29 | 2007-09-30 | Integrated circuit chips with fine-line metal and over-passivation metal |
US13/735,987 Expired - Fee Related US8618580B2 (en) | 2006-09-29 | 2013-01-07 | Integrated circuit chips with fine-line metal and over-passivation metal |
Country Status (2)
Country | Link |
---|---|
US (8) | US8004083B2 (en) |
TW (1) | TWI370515B (en) |
Cited By (40)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080080112A1 (en) * | 2006-09-29 | 2008-04-03 | Megica Corporation | Integrated circuit chips with fine-line metal and over-passivation metal |
US20090206486A1 (en) * | 2007-08-27 | 2009-08-20 | Megica Corporation | Wirebond over post passivation thick metal |
US20100123217A1 (en) * | 2008-11-14 | 2010-05-20 | Infineon Technologies Ag | Semiconductor device |
US20100133682A1 (en) * | 2008-12-02 | 2010-06-03 | Infineon Technologies Ag | Semiconductor device |
US20100140785A1 (en) * | 2008-12-09 | 2010-06-10 | Infineon Technologies Ag | Semiconductor device |
US20100167522A1 (en) * | 2008-12-29 | 2010-07-01 | International Business Machines Corporation | Structures and methods for improving solder bump connections in semiconductor devices |
US20100214014A1 (en) * | 2009-02-25 | 2010-08-26 | International Business Machines Corporation | Switched capacitor voltage converters |
US20100259299A1 (en) * | 2009-04-13 | 2010-10-14 | International Business Machines Corporation | Voltage conversion and integrated circuits with stacked voltage domains |
US20110121811A1 (en) * | 2009-11-23 | 2011-05-26 | International Business Machines Corporation | Power delivery in a heterogeneous 3-d stacked apparatus |
CN102222642A (en) * | 2010-03-26 | 2011-10-19 | 星科金朋有限公司 | Integrated circuit system with stress redistribution layer |
US20110266691A1 (en) * | 2010-04-28 | 2011-11-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Through-Substrate Vias with Improved Connections |
US8196086B2 (en) * | 2010-07-21 | 2012-06-05 | Lsi Corporation | Granular channel width for power optimization |
US20120256998A1 (en) * | 2011-04-07 | 2012-10-11 | Fuji Xerox Co., Ltd. | Light emitting device, print head, and image forming apparatus |
US20130093052A1 (en) * | 2011-10-13 | 2013-04-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor integrated circuit having a resistor and method of forming the same |
US20130169343A1 (en) * | 2009-09-02 | 2013-07-04 | Mosaid Technologies Incorporated | Using interrupted through-silicon-vias in integrated circuits adapted for stacking |
US8629705B2 (en) | 2010-06-07 | 2014-01-14 | International Business Machines Corporation | Low voltage signaling |
US20140045331A1 (en) * | 2009-10-23 | 2014-02-13 | President And Fellows Of Harvard College | Self-aligned barrier and capping layers for interconnects |
US20140054801A1 (en) * | 2012-08-22 | 2014-02-27 | Realtek Semiconductor Corp. | Electronic device |
US20140151095A1 (en) * | 2012-12-05 | 2014-06-05 | Samsung Electro-Mechanics Co., Ltd. | Printed circuit board and method for manufacturing the same |
US20140159151A1 (en) * | 2012-05-10 | 2014-06-12 | Csmc Technologies Fab 1 Co., Ltd. | Power MOS Device Structure |
CN104037162A (en) * | 2013-03-06 | 2014-09-10 | 马克西姆综合产品公司 | Wafer-level package mitigated undercut |
US20140307997A1 (en) * | 2011-12-20 | 2014-10-16 | Hanan Bar | Hybrid integration of group iii-v semiconductor devices on silicon |
TWI458073B (en) * | 2011-07-08 | 2014-10-21 | Orise Technology Co Ltd | Alignment mark, manufacturing method thereof |
CN104509223A (en) * | 2012-08-02 | 2015-04-08 | 彻姆普拉特原料公司 | Tool, method and machine for manufacturing multi-layer printed circuit boards |
US20150221636A1 (en) * | 2014-01-31 | 2015-08-06 | Taiwan Semiconductor Manufacturing Company Limited | Semiconductor arrangement with electrostatic discharge (esd) protection |
US20160148883A1 (en) * | 2014-05-15 | 2016-05-26 | Texas Instruments Incorporated | Bond Pad Having Ruthenium Covering Passivation Sidewall |
US20160164524A1 (en) * | 2014-12-08 | 2016-06-09 | Shivaling Mahant Shetti | Low cost cmos chip with tape automated bonding (polyamide) |
US9583631B1 (en) * | 2015-12-04 | 2017-02-28 | Via Alliance Semiconductor Co., Ltd. | Transistors with uniform density of poly silicon |
US20170133839A1 (en) * | 2012-06-14 | 2017-05-11 | International Business Machines Corporation | Structure and method for dynamic biasing to improve esd robustness of current mode logic (cml) drivers |
US20170207188A1 (en) * | 2012-09-26 | 2017-07-20 | Ping-Jung Yang | Method for fabricating glass substrate package |
US20170250152A1 (en) * | 2016-02-29 | 2017-08-31 | Infineon Technologies Ag | Chip embedding package with solderable electric contact |
US20180019127A1 (en) * | 2016-07-14 | 2018-01-18 | Infineon Technologies Ag | Method for processing a wafer, and layer stack |
US9887668B2 (en) | 2012-06-14 | 2018-02-06 | Skyworks Solutions, Inc. | Power amplifier modules with power amplifier and transmission line and related systems, devices, and methods |
US20180130735A1 (en) * | 2016-11-09 | 2018-05-10 | International Business Machines Corporation | Trace/via hybrid structure and method of manufacture |
US10049996B2 (en) * | 2016-04-01 | 2018-08-14 | Intel Corporation | Surface finishes for high density interconnect architectures |
EP3275009A4 (en) * | 2015-03-23 | 2018-10-17 | Texas Instruments Incorporated | Metal bond pad with cobalt interconnect layer and solder thereon |
US10529686B2 (en) | 2011-09-02 | 2020-01-07 | Skyworks Solutions, Inc. | Mobile device with radio frequency transmission line |
EP3644352A1 (en) * | 2018-10-25 | 2020-04-29 | SPTS Technologies Limited | A method of fabricating integrated circuits |
US20200176379A1 (en) * | 2018-11-30 | 2020-06-04 | Taiwan Semiconductor Manufacturing Co., Ltd. | Metal filament vias for interconnect structure |
US11502006B2 (en) * | 2017-12-07 | 2022-11-15 | Micron Technology, Inc. | Apparatuses having an interconnect extending from an upper conductive structure, through a hole in another conductive structure, and to an underlying structure |
Families Citing this family (164)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7230302B2 (en) | 2004-01-29 | 2007-06-12 | Enpirion, Inc. | Laterally diffused metal oxide semiconductor device and method of forming the same |
US7582556B2 (en) * | 2005-06-24 | 2009-09-01 | Megica Corporation | Circuitry component and method for forming the same |
US7473999B2 (en) * | 2005-09-23 | 2009-01-06 | Megica Corporation | Semiconductor chip and process for forming the same |
US7960825B2 (en) * | 2006-09-06 | 2011-06-14 | Megica Corporation | Chip package and method for fabricating the same |
JP2008071774A (en) * | 2006-09-12 | 2008-03-27 | Matsushita Electric Ind Co Ltd | Semiconductor device and manufacturing method of semiconductor device |
US7521287B2 (en) * | 2006-11-20 | 2009-04-21 | International Business Machines Corporation | Wire and solder bond forming methods |
US8749021B2 (en) * | 2006-12-26 | 2014-06-10 | Megit Acquisition Corp. | Voltage regulator integrated with semiconductor chip |
US8015210B2 (en) * | 2006-12-27 | 2011-09-06 | Sap Ag | Method and system for generating string-based addresses |
TWI340435B (en) * | 2007-07-11 | 2011-04-11 | Nanya Technology Corp | Dynamic random access memory with electrostatic discharge structure and method for manufacturing the same |
TW200910478A (en) * | 2007-08-17 | 2009-03-01 | Advanced Semiconductor Eng | Method for manufacturing a device having high aspect ratio via |
GB2452732A (en) * | 2007-09-12 | 2009-03-18 | Seiko Epson Corp | Smart-card chip with organic conductive surface layer for detecting invasive attack |
US8309856B2 (en) * | 2007-11-06 | 2012-11-13 | Ibiden Co., Ltd. | Circuit board and manufacturing method thereof |
CN101897095A (en) * | 2007-12-11 | 2010-11-24 | 加利福尼亚微型装置公司 | The method that is used to protect the impedance compensated ESD circuit of high-speed interface and uses it |
US8169081B1 (en) * | 2007-12-27 | 2012-05-01 | Volterra Semiconductor Corporation | Conductive routings in integrated circuits using under bump metallization |
US7989953B1 (en) | 2007-12-28 | 2011-08-02 | Volterra Semiconductor Corporation | Flip chip power switch with under bump metallization stack |
JP5342154B2 (en) * | 2008-02-25 | 2013-11-13 | ルネサスエレクトロニクス株式会社 | Manufacturing method of semiconductor device |
US7439170B1 (en) * | 2008-03-07 | 2008-10-21 | International Business Machines Corporation | Design structure for final via designs for chip stress reduction |
US8138027B2 (en) | 2008-03-07 | 2012-03-20 | Stats Chippac, Ltd. | Optical semiconductor device having pre-molded leadframe with window and method therefor |
JP5248170B2 (en) * | 2008-04-03 | 2013-07-31 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
EP2291858B1 (en) * | 2008-06-26 | 2012-03-28 | Nxp B.V. | Packaged semiconductor product and method for manufacture thereof |
KR100994978B1 (en) * | 2008-07-23 | 2010-11-18 | (주) 이피웍스 | Three dimensional semiconductor device, method of manufacturing the same and electrical cutoff method for using fuse pattern of the same |
US7847346B2 (en) * | 2008-11-26 | 2010-12-07 | Force Mos Technology Co., Ltd. | Trench MOSFET with trench source contact having copper wire bonding |
KR101332228B1 (en) * | 2008-12-26 | 2013-11-25 | 메키트 에퀴지션 코포레이션 | Chip packages with power management integrated circuits and related techniques |
JP2010171386A (en) * | 2008-12-26 | 2010-08-05 | Sanyo Electric Co Ltd | Semiconductor device and method of manufacturing the same |
US20100181847A1 (en) * | 2009-01-22 | 2010-07-22 | Shen-Yu Huang | Method for reducing supply voltage drop in digital circuit block and related layout architecture |
EP2414801B1 (en) | 2009-03-30 | 2021-05-26 | QUALCOMM Incorporated | Chip package with stacked processor and memory chips |
TWI384263B (en) * | 2009-04-20 | 2013-02-01 | Pixart Imaging Inc | Color filter by copper and silver film and method for making same |
US8344496B1 (en) * | 2009-04-29 | 2013-01-01 | Altera Corporation | Distributing power with through-silicon-vias |
US8390035B2 (en) * | 2009-05-06 | 2013-03-05 | Majid Bemanian | Massively parallel interconnect fabric for complex semiconductor devices |
US8169076B2 (en) * | 2009-06-16 | 2012-05-01 | Taiwan Semiconductor Manufacturing Co., Ltd. | Interconnect structures having lead-free solder bumps |
US8525335B2 (en) * | 2009-07-03 | 2013-09-03 | Teramikros, Inc. | Semiconductor construct and manufacturing method thereof as well as semiconductor device and manufacturing method thereof |
US9543262B1 (en) * | 2009-08-18 | 2017-01-10 | Cypress Semiconductor Corporation | Self aligned bump passivation |
US8299615B2 (en) | 2009-08-26 | 2012-10-30 | International Business Machines Corporation | Methods and structures for controlling wafer curvature |
US9520486B2 (en) | 2009-11-04 | 2016-12-13 | Analog Devices, Inc. | Electrostatic protection device |
US8659155B2 (en) * | 2009-11-05 | 2014-02-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Mechanisms for forming copper pillar bumps |
US20110133286A1 (en) * | 2009-12-03 | 2011-06-09 | Franz Dietz | Integrierter schaltungsteil |
US9521376B2 (en) * | 2010-01-20 | 2016-12-13 | Olympus Corporation | Endoscope apparatus |
US8269348B2 (en) * | 2010-02-22 | 2012-09-18 | Texas Instruments Incorporated | IC die including RDL capture pads with notch having bonding connectors or its UBM pad over the notch |
US8432651B2 (en) | 2010-06-09 | 2013-04-30 | Analog Devices, Inc. | Apparatus and method for electronic systems reliability |
US8665571B2 (en) | 2011-05-18 | 2014-03-04 | Analog Devices, Inc. | Apparatus and method for integrated circuit protection |
TWI419285B (en) * | 2010-07-29 | 2013-12-11 | Taiwan Semiconductor Mfg | Bump structure on a substrate and method for manufacturing the same |
JP2012064891A (en) * | 2010-09-17 | 2012-03-29 | Toshiba Corp | Semiconductor device and method of manufacturing the same |
US8553420B2 (en) | 2010-10-19 | 2013-10-08 | Tessera, Inc. | Enhanced stacked microelectronic assemblies with central contacts and improved thermal characteristics |
KR101690487B1 (en) * | 2010-11-08 | 2016-12-28 | 삼성전자주식회사 | Semiconductor device and fabrication method thereof |
US10199482B2 (en) | 2010-11-29 | 2019-02-05 | Analog Devices, Inc. | Apparatus for electrostatic discharge protection |
US8399961B2 (en) | 2010-12-21 | 2013-03-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Tuning the efficiency in the transmission of radio-frequency signals using micro-bumps |
US8329575B2 (en) * | 2010-12-22 | 2012-12-11 | Applied Materials, Inc. | Fabrication of through-silicon vias on silicon wafers |
US8742564B2 (en) * | 2011-01-17 | 2014-06-03 | Bai-Yao Lou | Chip package and method for forming the same |
US8466489B2 (en) | 2011-02-04 | 2013-06-18 | Analog Devices, Inc. | Apparatus and method for transient electrical overstress protection |
US8592860B2 (en) | 2011-02-11 | 2013-11-26 | Analog Devices, Inc. | Apparatus and method for protection of electronic circuits operating under high stress conditions |
US8889995B2 (en) | 2011-03-03 | 2014-11-18 | Skyworks Solutions, Inc. | Wire bond pad system and method |
TWI424544B (en) * | 2011-03-31 | 2014-01-21 | Novatek Microelectronics Corp | Integral circuit device |
US8928153B2 (en) | 2011-04-21 | 2015-01-06 | Tessera, Inc. | Flip-chip, face-up and face-down centerbond memory wirebond assemblies |
US8304881B1 (en) | 2011-04-21 | 2012-11-06 | Tessera, Inc. | Flip-chip, face-up and face-down wirebond combination package |
US8952516B2 (en) | 2011-04-21 | 2015-02-10 | Tessera, Inc. | Multiple die stacking for two or more die |
US9013033B2 (en) | 2011-04-21 | 2015-04-21 | Tessera, Inc. | Multiple die face-down stacking for two or more die |
US8633576B2 (en) | 2011-04-21 | 2014-01-21 | Tessera, Inc. | Stacked chip-on-board module with edge connector |
US8970028B2 (en) | 2011-12-29 | 2015-03-03 | Invensas Corporation | Embedded heat spreader for package with multiple microelectronic elements and face-down connection |
US8587090B2 (en) * | 2011-07-29 | 2013-11-19 | Mediatek Inc. | Die seal ring structure |
US8680620B2 (en) | 2011-08-04 | 2014-03-25 | Analog Devices, Inc. | Bi-directional blocking voltage protection devices and methods of forming the same |
JP5862353B2 (en) * | 2011-08-05 | 2016-02-16 | 東京エレクトロン株式会社 | Manufacturing method of semiconductor device |
US20130044448A1 (en) * | 2011-08-18 | 2013-02-21 | Biotronik Se & Co. Kg | Method for Mounting a Component to an Electric Circuit Board, Electric Circuit Board and Electric Circuit Board Arrangement |
US9142520B2 (en) * | 2011-08-30 | 2015-09-22 | Ati Technologies Ulc | Methods of fabricating semiconductor chip solder structures |
US9230899B2 (en) * | 2011-09-30 | 2016-01-05 | Unimicron Technology Corporation | Packaging substrate having a holder, method of fabricating the packaging substrate, package structure having a holder, and method of fabricating the package structure |
US8860218B2 (en) * | 2011-10-10 | 2014-10-14 | Texas Instruments Incorporated | Semiconductor device having improved contact structure |
US8704371B2 (en) * | 2011-10-10 | 2014-04-22 | Texas Instruments Incorporated | Semiconductor device having multiple bump heights and multiple bump diameters |
KR20130043533A (en) * | 2011-10-20 | 2013-04-30 | 삼성전자주식회사 | Non-volatile memory device having conductive buffer pattern and method of forming the same |
US20130146345A1 (en) * | 2011-12-12 | 2013-06-13 | Kazuki KAJIHARA | Printed wiring board and method for manufacturing the same |
US8947841B2 (en) | 2012-02-13 | 2015-02-03 | Analog Devices, Inc. | Protection systems for integrated circuits and methods of forming the same |
US8829570B2 (en) | 2012-03-09 | 2014-09-09 | Analog Devices, Inc. | Switching device for heterojunction integrated circuits and methods of forming the same |
US8946822B2 (en) | 2012-03-19 | 2015-02-03 | Analog Devices, Inc. | Apparatus and method for protection of precision mixed-signal electronic circuits |
US8779592B2 (en) * | 2012-05-01 | 2014-07-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Via-free interconnect structure with self-aligned metal line interconnections |
TWI451826B (en) * | 2012-05-28 | 2014-09-01 | Zhen Ding Technology Co Ltd | Multilayer printed circuit board and method for manufacturing same |
US9831122B2 (en) * | 2012-05-29 | 2017-11-28 | Globalfoundries Inc. | Integrated circuit including wire structure, related method and design structure |
US8610251B1 (en) | 2012-06-01 | 2013-12-17 | Analog Devices, Inc. | Low voltage protection devices for precision transceivers and methods of forming the same |
US8637899B2 (en) | 2012-06-08 | 2014-01-28 | Analog Devices, Inc. | Method and apparatus for protection and high voltage isolation of low voltage communication interface terminals |
US10622310B2 (en) | 2012-09-26 | 2020-04-14 | Ping-Jung Yang | Method for fabricating glass substrate package |
US9698852B2 (en) | 2012-10-30 | 2017-07-04 | Maja Systems, Inc. | Compact and low-power millimeter-wave integrated VCO-up/down-converter with gain-boosting |
US8796729B2 (en) | 2012-11-20 | 2014-08-05 | Analog Devices, Inc. | Junction-isolated blocking voltage devices with integrated protection structures and methods of forming the same |
US9443839B2 (en) | 2012-11-30 | 2016-09-13 | Enpirion, Inc. | Semiconductor device including gate drivers around a periphery thereof |
WO2014089520A1 (en) * | 2012-12-07 | 2014-06-12 | Anayas360. Com, Llc | On-chip calibration and built-in-self-test for soc millimeter-wave integrated digital radio and modem |
US20140162407A1 (en) * | 2012-12-10 | 2014-06-12 | Curtis Michael Zwenger | Method And System For Semiconductor Packaging |
US9123540B2 (en) | 2013-01-30 | 2015-09-01 | Analog Devices, Inc. | Apparatus for high speed signal processing interface |
US9006781B2 (en) | 2012-12-19 | 2015-04-14 | Analog Devices, Inc. | Devices for monolithic data conversion interface protection and methods of forming the same |
US8860080B2 (en) | 2012-12-19 | 2014-10-14 | Analog Devices, Inc. | Interface protection device with integrated supply clamp and method of forming the same |
US9385058B1 (en) * | 2012-12-29 | 2016-07-05 | Monolithic 3D Inc. | Semiconductor device and structure |
US9299649B2 (en) | 2013-02-08 | 2016-03-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | 3D packages and methods for forming the same |
US8802504B1 (en) * | 2013-03-14 | 2014-08-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | 3D packages and methods for forming the same |
US9275991B2 (en) | 2013-02-13 | 2016-03-01 | Analog Devices, Inc. | Apparatus for transceiver signal isolation and voltage clamp |
US9773732B2 (en) | 2013-03-06 | 2017-09-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method and apparatus for packaging pad structure |
USD721047S1 (en) | 2013-03-07 | 2015-01-13 | Vlt, Inc. | Semiconductor device |
US8975694B1 (en) * | 2013-03-07 | 2015-03-10 | Vlt, Inc. | Low resistance power switching device |
KR102041500B1 (en) | 2013-03-08 | 2019-11-06 | 삼성전자 주식회사 | Semiconductor package |
US9287203B2 (en) * | 2013-03-15 | 2016-03-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package-on-package structure and method of forming same |
US9147677B2 (en) | 2013-05-16 | 2015-09-29 | Analog Devices Global | Dual-tub junction-isolated voltage clamp devices for protecting low voltage circuitry connected between high voltage interface pins and methods of forming the same |
US9171832B2 (en) | 2013-05-24 | 2015-10-27 | Analog Devices, Inc. | Analog switch with high bipolar blocking voltage in low voltage CMOS process |
US9972624B2 (en) | 2013-08-23 | 2018-05-15 | Qualcomm Incorporated | Layout construction for addressing electromigration |
US9786663B2 (en) * | 2013-08-23 | 2017-10-10 | Qualcomm Incorporated | Layout construction for addressing electromigration |
JP2015065553A (en) * | 2013-09-25 | 2015-04-09 | 株式会社東芝 | Connection member, semiconductor device, and laminate structure |
US9838536B2 (en) | 2013-09-30 | 2017-12-05 | Elwha, Llc | Mobile device sharing facilitation methods and systems |
US9740875B2 (en) | 2013-09-30 | 2017-08-22 | Elwha Llc | Mobile device sharing facilitation methods and systems featuring exclusive data presentation |
US9805208B2 (en) | 2013-09-30 | 2017-10-31 | Elwha Llc | Mobile device sharing facilitation methods and systems with recipient-dependent inclusion of a data selection |
US9813891B2 (en) | 2013-09-30 | 2017-11-07 | Elwha Llc | Mobile device sharing facilitation methods and systems featuring a subset-specific source identification |
US9826439B2 (en) | 2013-09-30 | 2017-11-21 | Elwha Llc | Mobile device sharing facilitation methods and systems operable in network equipment |
US9774728B2 (en) | 2013-09-30 | 2017-09-26 | Elwha Llc | Mobile device sharing facilitation methods and systems in a context of plural communication records |
US9202788B2 (en) | 2013-10-02 | 2015-12-01 | Taiwan Semiconductor Manufacturing Company Limited | Multi-layer semiconductor device structure |
US9099465B2 (en) * | 2013-10-14 | 2015-08-04 | Stmicroelectronics, Inc. | High aspect ratio vias for high performance devices |
US9595469B2 (en) * | 2013-11-04 | 2017-03-14 | Infineon Technologies Ag | Semiconductor device and method for producing the same |
US9685347B2 (en) * | 2013-11-04 | 2017-06-20 | Infineon Technologies Ag | Semiconductor device and method for producing the same |
US9536938B1 (en) | 2013-11-27 | 2017-01-03 | Altera Corporation | Semiconductor device including a resistor metallic layer and method of forming the same |
US10020739B2 (en) | 2014-03-27 | 2018-07-10 | Altera Corporation | Integrated current replicator and method of operating the same |
US9673192B1 (en) | 2013-11-27 | 2017-06-06 | Altera Corporation | Semiconductor device including a resistor metallic layer and method of forming the same |
JP2015115522A (en) * | 2013-12-13 | 2015-06-22 | ソニー株式会社 | Solid-state imaging device, method of manufacturing the same, and electronic apparatus |
US20150206855A1 (en) * | 2014-01-22 | 2015-07-23 | Mediatek Inc. | Semiconductor package |
US9159617B2 (en) * | 2014-01-24 | 2015-10-13 | Globalfoundries Inc. | Structure and method of forming silicide on fins |
US9425157B2 (en) * | 2014-02-26 | 2016-08-23 | Taiwan Semiconductor Manufacturing Company Limited | Substrate and package structure |
US9646928B2 (en) * | 2014-03-13 | 2017-05-09 | Taiwan Semiconductor Manufacturing Company Limited | Semiconductor arrangement and formation thereof |
US9245846B2 (en) * | 2014-05-06 | 2016-01-26 | International Business Machines Corporation | Chip with programmable shelf life |
US10147692B2 (en) * | 2014-09-15 | 2018-12-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package with UBM and methods of forming |
US10269752B2 (en) * | 2014-09-15 | 2019-04-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package with UBM and methods of forming |
US9484739B2 (en) | 2014-09-25 | 2016-11-01 | Analog Devices Global | Overvoltage protection device and method |
US9478608B2 (en) | 2014-11-18 | 2016-10-25 | Analog Devices, Inc. | Apparatus and methods for transceiver interface overvoltage clamping |
US20160155723A1 (en) * | 2014-11-27 | 2016-06-02 | Chengwei Wu | Semiconductor package |
JP6359444B2 (en) * | 2014-12-25 | 2018-07-18 | 東京エレクトロン株式会社 | Wiring layer forming method, wiring layer forming system, and storage medium |
US10068894B2 (en) | 2015-01-12 | 2018-09-04 | Analog Devices, Inc. | Low leakage bidirectional clamps and methods of forming the same |
US10103627B2 (en) | 2015-02-26 | 2018-10-16 | Altera Corporation | Packaged integrated circuit including a switch-mode regulator and method of forming the same |
US10181719B2 (en) | 2015-03-16 | 2019-01-15 | Analog Devices Global | Overvoltage blocking protection device |
US9673187B2 (en) | 2015-04-07 | 2017-06-06 | Analog Devices, Inc. | High speed interface protection apparatus |
US9773866B2 (en) * | 2015-06-18 | 2017-09-26 | Qualcomm Incorporated | Semiconductor integrated circuits (ICs) employing localized low dielectric constant (low-K) material in inter-layer dielectric (ILD) material for improved speed performance |
US9786620B2 (en) * | 2015-07-27 | 2017-10-10 | Infineon Technolgies Ag | Semiconductor device and a method for manufacturing a semiconductor device |
KR102440135B1 (en) * | 2015-08-21 | 2022-09-05 | 삼성전자주식회사 | Electronic Device having a Redistribution Area |
US10152146B2 (en) | 2015-09-16 | 2018-12-11 | Microsoft Technology Licensing, Llc | Cosmetically hidden electrostatic discharge protection structures |
US9673148B2 (en) * | 2015-11-03 | 2017-06-06 | Dyi-chung Hu | System in package |
US9911700B2 (en) * | 2016-01-26 | 2018-03-06 | Zhuhai Advanced Chip Carriers & Electronic Substrate Solutions Technologies Co. Ltd. | Embedded packages |
JP2017191902A (en) * | 2016-04-15 | 2017-10-19 | ルネサスエレクトロニクス株式会社 | Electronic device |
US9893120B2 (en) * | 2016-04-15 | 2018-02-13 | Taiwan Semiconductor Manufacturing Company Ltd. | Semiconductor structure and method of forming the same |
US9922947B2 (en) * | 2016-04-28 | 2018-03-20 | Stmicroelectronics S.R.L. | Bonding pad structure over active circuitry |
US9831233B2 (en) | 2016-04-29 | 2017-11-28 | Analog Devices Global | Apparatuses for communication systems transceiver interfaces |
CN107564850B (en) * | 2016-07-01 | 2020-07-07 | 中芯国际集成电路制造(北京)有限公司 | Interconnect structure and method of making the same |
US10043740B2 (en) | 2016-07-12 | 2018-08-07 | Intel Coporation | Package with passivated interconnects |
US10734806B2 (en) | 2016-07-21 | 2020-08-04 | Analog Devices, Inc. | High voltage clamps with transient activation and activation release control |
US9922922B1 (en) * | 2016-09-16 | 2018-03-20 | Omnivision Technologies, Inc. | Microchip with cap layer for redistribution circuitry and method of manufacturing the same |
WO2018067136A1 (en) * | 2016-10-05 | 2018-04-12 | Hewlett-Packard Development Company, L.P. | Insulated sensors |
US10049979B2 (en) * | 2016-10-13 | 2018-08-14 | Globalfoundries Inc. | IC structure including TSV having metal resistant to high temperatures and method of forming same |
US9929114B1 (en) * | 2016-11-02 | 2018-03-27 | Vanguard International Semiconductor Corporation | Bonding pad structure having island portions and method for manufacturing the same |
US10249609B2 (en) | 2017-08-10 | 2019-04-02 | Analog Devices, Inc. | Apparatuses for communication systems transceiver interfaces |
US10461023B2 (en) * | 2017-10-30 | 2019-10-29 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor packages and methods of forming the same |
US10211168B1 (en) | 2017-12-14 | 2019-02-19 | Globalfoundries Inc. | Dissipation of static charge from wiring layers during manufacturing |
CN109950220B (en) * | 2017-12-21 | 2021-01-01 | 合肥杰发科技有限公司 | Bonding pad structure and manufacturing method thereof |
KR20190115508A (en) * | 2018-03-15 | 2019-10-14 | 에스케이하이닉스 주식회사 | Ferroelectric Memory Device |
US20200006122A1 (en) * | 2018-06-27 | 2020-01-02 | Qualcomm Incorporated | Integrated circuits (ics) made using extreme ultraviolet (euv) patterning and methods for fabricating such ics |
US10700056B2 (en) | 2018-09-07 | 2020-06-30 | Analog Devices, Inc. | Apparatus for automotive and communication systems transceiver interfaces |
KR102542573B1 (en) | 2018-09-13 | 2023-06-13 | 삼성전자주식회사 | A redistribution substrate, a method for manufacturing the same, and a semiconductor package including the same |
US10937762B2 (en) * | 2018-10-04 | 2021-03-02 | iCometrue Company Ltd. | Logic drive based on multichip package using interconnection bridge |
US10930731B2 (en) * | 2018-10-19 | 2021-02-23 | Mediatek Singapore Pte. Ltd. | Integrated circuit device |
US11387648B2 (en) | 2019-01-10 | 2022-07-12 | Analog Devices International Unlimited Company | Electrical overstress protection with low leakage current for high voltage tolerant high speed interfaces |
EP3712630B1 (en) * | 2019-03-20 | 2021-04-28 | LEM International SA | Magnetic field sensor |
US11791228B2 (en) * | 2019-04-10 | 2023-10-17 | Intel Corporation | Method for forming embedded grounding planes on interconnect layers |
CN115004366A (en) * | 2020-01-23 | 2022-09-02 | 华为技术有限公司 | Chip device and wireless communication device |
US11340867B2 (en) * | 2020-03-03 | 2022-05-24 | Qualcomm Incorporated | Compute-in-memory (CIM) binary multiplier |
JP2021150626A (en) * | 2020-03-24 | 2021-09-27 | キオクシア株式会社 | Memory device and method for manufacturing memory device |
US11243573B2 (en) * | 2020-04-28 | 2022-02-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor package, display apparatus and manufacturing method of semiconductor package |
JP2022129462A (en) * | 2021-02-25 | 2022-09-06 | キオクシア株式会社 | Semiconductor device and method for manufacturing semiconductor device |
TWI810953B (en) * | 2022-05-26 | 2023-08-01 | 創意電子股份有限公司 | Semiconductor package device and semicondutor wiring substrate thereof |
Citations (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5046161A (en) * | 1988-02-23 | 1991-09-03 | Nec Corporation | Flip chip type semiconductor device |
US5061985A (en) * | 1988-06-13 | 1991-10-29 | Hitachi, Ltd. | Semiconductor integrated circuit device and process for producing the same |
US5216380A (en) * | 1990-10-05 | 1993-06-01 | Texas Instruments Incorporated | Performance operational amplifier and method of amplification |
US5244833A (en) * | 1989-07-26 | 1993-09-14 | International Business Machines Corporation | Method for manufacturing an integrated circuit chip bump electrode using a polymer layer and a photoresist layer |
US5767010A (en) * | 1995-03-20 | 1998-06-16 | Mcnc | Solder bump fabrication methods and structure including a titanium barrier layer |
US6075290A (en) * | 1998-02-26 | 2000-06-13 | National Semiconductor Corporation | Surface mount die: wafer level chip-scale package and process for making the same |
US6348681B1 (en) * | 2000-06-05 | 2002-02-19 | National Semiconductor Corporation | Method and circuit for setting breakpoints for active pixel sensor cell to achieve piecewise linear transfer function |
US6399975B1 (en) * | 2001-03-07 | 2002-06-04 | Megic Corporation | Wide bit memory using post passivation interconnection scheme |
US6518092B2 (en) * | 2000-07-13 | 2003-02-11 | Oki Electric Industry Co., Ltd. | Semiconductor device and method for manufacturing |
US6578754B1 (en) * | 2000-04-27 | 2003-06-17 | Advanpack Solutions Pte. Ltd. | Pillar connections for semiconductor chips and method of manufacture |
US20030200509A1 (en) * | 2002-04-23 | 2003-10-23 | Yasutaka Takabayashi | Semiconductor IC with an inside capacitor for a power supply circuit and a method of automatically designing the same |
US6683380B2 (en) * | 2000-07-07 | 2004-01-27 | Texas Instruments Incorporated | Integrated circuit with bonding layer over active circuitry |
US20050057963A1 (en) * | 2003-09-16 | 2005-03-17 | Renesas Technology Corp. | Semiconductor memory device having memory block configuration |
US20050104177A1 (en) * | 2000-10-18 | 2005-05-19 | Megic Corporation | Post passivation interconnection schemes on top of the IC chips |
US20050280092A1 (en) * | 2004-06-18 | 2005-12-22 | Chih-Nan Cheng | Electrostatic discharge (esd) protection mos device and esd circuitry thereof |
US20060014376A1 (en) * | 2002-11-27 | 2006-01-19 | International Business Machines Corporation | Stacked via-stud with improved reliability in copper metallurgy |
US20060063378A1 (en) * | 2004-09-23 | 2006-03-23 | Megie Corporation | Top layers of metal for integrated circuits |
US20070082501A1 (en) * | 2005-10-11 | 2007-04-12 | Dror Hurwitz | Novel integrated circuit support structures and their fabrication |
US7388240B2 (en) * | 2005-04-18 | 2008-06-17 | Hynix Semiconductor Inc. | Non-volatile memory device capable of preventing damage by plasma charge |
Family Cites Families (88)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4685998A (en) * | 1984-03-22 | 1987-08-11 | Thomson Components - Mostek Corp. | Process of forming integrated circuits with contact pads in a standard array |
NL8600021A (en) | 1986-01-08 | 1987-08-03 | Philips Nv | METHOD FOR MANUFACTURING A SEMICONDUCTOR DEVICE APPLYING METALIZATION TO A SEMICONDUCTOR BODY |
USRE38296E1 (en) | 1987-04-24 | 2003-11-04 | Hitachi, Ltd. | Semiconductor memory device with recessed array region |
US5083187A (en) * | 1990-05-16 | 1992-01-21 | Texas Instruments Incorporated | Integrated circuit device having bumped power supply buses over active surface areas and method of manufacture thereof |
US5226232A (en) | 1990-05-18 | 1993-07-13 | Hewlett-Packard Company | Method for forming a conductive pattern on an integrated circuit |
US5291066A (en) * | 1991-11-14 | 1994-03-01 | General Electric Company | Moisture-proof electrical circuit high density interconnect module and method for making same |
JP2910474B2 (en) | 1992-02-21 | 1999-06-23 | 日本電気株式会社 | Semiconductor integrated circuit device |
US5384448A (en) * | 1992-03-18 | 1995-01-24 | Kubasko; James J. | Thermally stable solenoid utilizing wound electric heating wire |
US5384488A (en) * | 1992-06-15 | 1995-01-24 | Texas Instruments Incorporated | Configuration and method for positioning semiconductor device bond pads using additional process layers |
US6274391B1 (en) * | 1992-10-26 | 2001-08-14 | Texas Instruments Incorporated | HDI land grid array packaged device having electrical and optical interconnects |
KR100346677B1 (en) | 1993-10-18 | 2002-11-07 | 아사히 가라스 가부시키가이샤 | Mixed solvent composition |
KR960015869A (en) * | 1994-10-03 | 1996-05-22 | Semiconductor package integrated with semiconductor chip and manufacturing method thereof | |
US5532512A (en) | 1994-10-03 | 1996-07-02 | General Electric Company | Direct stacked and flip chip power semiconductor device structures |
US5468984A (en) * | 1994-11-02 | 1995-11-21 | Texas Instruments Incorporated | ESD protection structure using LDMOS diodes with thick copper interconnect |
US5665989A (en) | 1995-01-03 | 1997-09-09 | Lsi Logic | Programmable microsystems in silicon |
DE69635397T2 (en) * | 1995-03-24 | 2006-05-24 | Shinko Electric Industries Co., Ltd. | Semiconductor device with chip dimensions and manufacturing method |
US5659201A (en) * | 1995-06-05 | 1997-08-19 | Advanced Micro Devices, Inc. | High conductivity interconnection line |
KR100327442B1 (en) | 1995-07-14 | 2002-06-29 | 구본준, 론 위라하디락사 | Bump structure of semiconductor device and fabricating method thereof |
US5691248A (en) * | 1995-07-26 | 1997-11-25 | International Business Machines Corporation | Methods for precise definition of integrated circuit chip edges |
US6022792A (en) * | 1996-03-13 | 2000-02-08 | Seiko Instruments, Inc. | Semiconductor dicing and assembling method |
US5792594A (en) * | 1996-04-01 | 1998-08-11 | Motorola, Inc. | Metallization and termination process for an integrated circuit chip |
US6429120B1 (en) * | 2000-01-18 | 2002-08-06 | Micron Technology, Inc. | Methods and apparatus for making integrated-circuit wiring from copper, silver, gold, and other metals |
US5883435A (en) * | 1996-07-25 | 1999-03-16 | International Business Machines Corporation | Personalization structure for semiconductor devices |
US5952726A (en) | 1996-11-12 | 1999-09-14 | Lsi Logic Corporation | Flip chip bump distribution on die |
US6144100A (en) | 1997-06-05 | 2000-11-07 | Texas Instruments Incorporated | Integrated circuit with bonding layer over active circuitry |
JP3660799B2 (en) * | 1997-09-08 | 2005-06-15 | 株式会社ルネサステクノロジ | Manufacturing method of semiconductor integrated circuit device |
US6077726A (en) * | 1998-07-30 | 2000-06-20 | Motorola, Inc. | Method and apparatus for stress relief in solder bump formation on a semiconductor device |
US5994766A (en) * | 1998-09-21 | 1999-11-30 | Vlsi Technology, Inc. | Flip chip circuit arrangement with redistribution layer that minimizes crosstalk |
US6187680B1 (en) | 1998-10-07 | 2001-02-13 | International Business Machines Corporation | Method/structure for creating aluminum wirebound pad on copper BEOL |
US7230340B2 (en) | 2000-10-18 | 2007-06-12 | Megica Corporation | Post passivation interconnection schemes on top of the IC chips |
US6383916B1 (en) * | 1998-12-21 | 2002-05-07 | M. S. Lin | Top layers of metal for high performance IC's |
US6495442B1 (en) | 2000-10-18 | 2002-12-17 | Magic Corporation | Post passivation interconnection schemes on top of the IC chips |
US6756295B2 (en) * | 1998-12-21 | 2004-06-29 | Megic Corporation | Chip structure and process for forming the same |
US7405149B1 (en) | 1998-12-21 | 2008-07-29 | Megica Corporation | Post passivation method for semiconductor chip or wafer |
US7416971B2 (en) | 2004-09-23 | 2008-08-26 | Megica Corporation | Top layers of metal for integrated circuits |
US6762115B2 (en) * | 1998-12-21 | 2004-07-13 | Megic Corporation | Chip structure and process for forming the same |
US6359328B1 (en) * | 1998-12-31 | 2002-03-19 | Intel Corporation | Methods for making interconnects and diffusion barriers in integrated circuits |
JP3530761B2 (en) * | 1999-01-18 | 2004-05-24 | 新光電気工業株式会社 | Semiconductor device |
JP2000216264A (en) * | 1999-01-22 | 2000-08-04 | Mitsubishi Electric Corp | Cmos logic circuit element, semiconductor device and its manufacture, and method for designing semiconductor circuit used in the manufacture |
US6011314A (en) * | 1999-02-01 | 2000-01-04 | Hewlett-Packard Company | Redistribution layer and under bump material structure for converting periphery conductive pads to an array of solder bumps |
US6180426B1 (en) * | 1999-03-01 | 2001-01-30 | Mou-Shiung Lin | High performance sub-system design and assembly |
JP2000332216A (en) | 1999-05-18 | 2000-11-30 | Sony Corp | Semiconductor device and manufacture thereof |
US6803302B2 (en) | 1999-11-22 | 2004-10-12 | Freescale Semiconductor, Inc. | Method for forming a semiconductor device having a mechanically robust pad interface |
US6362087B1 (en) * | 2000-05-05 | 2002-03-26 | Aptos Corporation | Method for fabricating a microelectronic fabrication having formed therein a redistribution structure |
US7271489B2 (en) * | 2003-10-15 | 2007-09-18 | Megica Corporation | Post passivation interconnection schemes on top of the IC chips |
TW577152B (en) | 2000-12-18 | 2004-02-21 | Hitachi Ltd | Semiconductor integrated circuit device |
US6515373B2 (en) * | 2000-12-28 | 2003-02-04 | Infineon Technologies Ag | Cu-pad/bonded/Cu-wire with self-passivating Cu-alloys |
JPWO2002063681A1 (en) * | 2001-02-08 | 2004-06-10 | 株式会社ルネサステクノロジ | Semiconductor integrated circuit device and method of manufacturing the same |
US6693020B2 (en) | 2001-03-12 | 2004-02-17 | Motorola, Inc. | Method of preparing copper metallization die for wirebonding |
US6653563B2 (en) | 2001-03-30 | 2003-11-25 | Intel Corporation | Alternate bump metallurgy bars for power and ground routing |
JP3939504B2 (en) * | 2001-04-17 | 2007-07-04 | カシオ計算機株式会社 | Semiconductor device, method for manufacturing the same, and mounting structure |
US6894399B2 (en) * | 2001-04-30 | 2005-05-17 | Intel Corporation | Microelectronic device having signal distribution functionality on an interfacial layer thereof |
US7084507B2 (en) | 2001-05-02 | 2006-08-01 | Fujitsu Limited | Integrated circuit device and method of producing the same |
TW515054B (en) * | 2001-06-13 | 2002-12-21 | Via Tech Inc | Flip chip pad arrangement on chip for reduction of impedance |
US6646347B2 (en) | 2001-11-30 | 2003-11-11 | Motorola, Inc. | Semiconductor power device and method of formation |
JP4068838B2 (en) | 2001-12-07 | 2008-03-26 | 株式会社日立製作所 | Manufacturing method of semiconductor device |
TW517361B (en) * | 2001-12-31 | 2003-01-11 | Megic Corp | Chip package structure and its manufacture process |
US6614091B1 (en) * | 2002-03-13 | 2003-09-02 | Motorola, Inc. | Semiconductor device having a wire bond pad and method therefor |
TW531052U (en) * | 2002-04-29 | 2003-05-01 | Via Tech Inc | Flip chip and flip chip packaging substrate |
US20030218246A1 (en) * | 2002-05-22 | 2003-11-27 | Hirofumi Abe | Semiconductor device passing large electric current |
JP3580803B2 (en) * | 2002-08-09 | 2004-10-27 | 沖電気工業株式会社 | Semiconductor device |
US6888248B2 (en) | 2003-03-26 | 2005-05-03 | Taiwan Semiconductor Manufacturing Co., Ltd | Extended length metal line for improved ESD performance |
JP4758614B2 (en) | 2003-04-07 | 2011-08-31 | ローム・アンド・ハース・エレクトロニック・マテリアルズ,エル.エル.シー. | Electroplating composition and method |
US7319277B2 (en) * | 2003-05-08 | 2008-01-15 | Megica Corporation | Chip structure with redistribution traces |
TWI236763B (en) * | 2003-05-27 | 2005-07-21 | Megic Corp | High performance system-on-chip inductor using post passivation process |
US6927156B2 (en) | 2003-06-18 | 2005-08-09 | Intel Corporation | Apparatus and method extending flip-chip pad structures for wirebonding on low-k dielectric silicon |
US7470997B2 (en) | 2003-07-23 | 2008-12-30 | Megica Corporation | Wirebond pad for semiconductor chip or wafer |
US6977435B2 (en) * | 2003-09-09 | 2005-12-20 | Intel Corporation | Thick metal layer integrated process flow to improve power delivery and mechanical buffering |
US7493999B2 (en) * | 2004-03-22 | 2009-02-24 | General Motors Corporation | Hybrid electro-mechanical transmission park system and method of assembly |
US7465654B2 (en) * | 2004-07-09 | 2008-12-16 | Megica Corporation | Structure of gold bumps and gold conductors on one IC die and methods of manufacturing the structures |
US7452803B2 (en) | 2004-08-12 | 2008-11-18 | Megica Corporation | Method for fabricating chip structure |
US7423346B2 (en) * | 2004-09-09 | 2008-09-09 | Megica Corporation | Post passivation interconnection process and structures |
JP2006202866A (en) * | 2005-01-19 | 2006-08-03 | Nec Electronics Corp | Semiconductor apparatus |
US7468545B2 (en) | 2005-05-06 | 2008-12-23 | Megica Corporation | Post passivation structure for a semiconductor device and packaging process for same |
US8008745B2 (en) * | 2005-05-09 | 2011-08-30 | Nantero, Inc. | Latch circuits and operation circuits having scalable nonvolatile nanotube switches as electronic fuse replacement elements |
US7582556B2 (en) | 2005-06-24 | 2009-09-01 | Megica Corporation | Circuitry component and method for forming the same |
US7473999B2 (en) | 2005-09-23 | 2009-01-06 | Megica Corporation | Semiconductor chip and process for forming the same |
US7397121B2 (en) * | 2005-10-28 | 2008-07-08 | Megica Corporation | Semiconductor chip with post-passivation scheme formed over passivation layer |
US7947978B2 (en) * | 2005-12-05 | 2011-05-24 | Megica Corporation | Semiconductor chip with bond area |
US8836146B2 (en) * | 2006-03-02 | 2014-09-16 | Qualcomm Incorporated | Chip package and method for fabricating the same |
US7592710B2 (en) * | 2006-03-03 | 2009-09-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bond pad structure for wire bonding |
US8420520B2 (en) | 2006-05-18 | 2013-04-16 | Megica Corporation | Non-cyanide gold electroplating for fine-line gold traces and gold pads |
US8022552B2 (en) * | 2006-06-27 | 2011-09-20 | Megica Corporation | Integrated circuit and method for fabricating the same |
US8421227B2 (en) * | 2006-06-28 | 2013-04-16 | Megica Corporation | Semiconductor chip structure |
US8592977B2 (en) * | 2006-06-28 | 2013-11-26 | Megit Acquisition Corp. | Integrated circuit (IC) chip and method for fabricating the same |
TWI370515B (en) * | 2006-09-29 | 2012-08-11 | Megica Corp | Circuit component |
CN101231998B (en) | 2007-01-23 | 2011-01-26 | 米辑电子股份有限公司 | Circuit component |
KR100906228B1 (en) * | 2007-03-30 | 2009-07-07 | 볼보 컨스트럭션 이키프먼트 홀딩 스웨덴 에이비 | Hydraulic circuit of construction equipment |
-
2006
- 2006-09-29 TW TW095136115A patent/TWI370515B/en not_active IP Right Cessation
-
2007
- 2007-09-29 US US11/864,927 patent/US8004083B2/en not_active Expired - Fee Related
- 2007-09-29 US US11/864,935 patent/US8021918B2/en not_active Expired - Fee Related
- 2007-09-29 US US11/864,926 patent/US20080079461A1/en not_active Abandoned
- 2007-09-29 US US11/864,917 patent/US7969006B2/en not_active Expired - Fee Related
- 2007-09-29 US US11/864,938 patent/US7989954B2/en not_active Expired - Fee Related
- 2007-09-29 US US11/864,931 patent/US8373202B2/en active Active
- 2007-09-30 US US11/865,059 patent/US20080081457A1/en not_active Abandoned
-
2013
- 2013-01-07 US US13/735,987 patent/US8618580B2/en not_active Expired - Fee Related
Patent Citations (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5046161A (en) * | 1988-02-23 | 1991-09-03 | Nec Corporation | Flip chip type semiconductor device |
US5061985A (en) * | 1988-06-13 | 1991-10-29 | Hitachi, Ltd. | Semiconductor integrated circuit device and process for producing the same |
US5244833A (en) * | 1989-07-26 | 1993-09-14 | International Business Machines Corporation | Method for manufacturing an integrated circuit chip bump electrode using a polymer layer and a photoresist layer |
US5216380A (en) * | 1990-10-05 | 1993-06-01 | Texas Instruments Incorporated | Performance operational amplifier and method of amplification |
US5767010A (en) * | 1995-03-20 | 1998-06-16 | Mcnc | Solder bump fabrication methods and structure including a titanium barrier layer |
US6075290A (en) * | 1998-02-26 | 2000-06-13 | National Semiconductor Corporation | Surface mount die: wafer level chip-scale package and process for making the same |
US6578754B1 (en) * | 2000-04-27 | 2003-06-17 | Advanpack Solutions Pte. Ltd. | Pillar connections for semiconductor chips and method of manufacture |
US6348681B1 (en) * | 2000-06-05 | 2002-02-19 | National Semiconductor Corporation | Method and circuit for setting breakpoints for active pixel sensor cell to achieve piecewise linear transfer function |
US6683380B2 (en) * | 2000-07-07 | 2004-01-27 | Texas Instruments Incorporated | Integrated circuit with bonding layer over active circuitry |
US6518092B2 (en) * | 2000-07-13 | 2003-02-11 | Oki Electric Industry Co., Ltd. | Semiconductor device and method for manufacturing |
US20050104177A1 (en) * | 2000-10-18 | 2005-05-19 | Megic Corporation | Post passivation interconnection schemes on top of the IC chips |
US6399975B1 (en) * | 2001-03-07 | 2002-06-04 | Megic Corporation | Wide bit memory using post passivation interconnection scheme |
US20030200509A1 (en) * | 2002-04-23 | 2003-10-23 | Yasutaka Takabayashi | Semiconductor IC with an inside capacitor for a power supply circuit and a method of automatically designing the same |
US20060014376A1 (en) * | 2002-11-27 | 2006-01-19 | International Business Machines Corporation | Stacked via-stud with improved reliability in copper metallurgy |
US20050057963A1 (en) * | 2003-09-16 | 2005-03-17 | Renesas Technology Corp. | Semiconductor memory device having memory block configuration |
US20050280092A1 (en) * | 2004-06-18 | 2005-12-22 | Chih-Nan Cheng | Electrostatic discharge (esd) protection mos device and esd circuitry thereof |
US20060063378A1 (en) * | 2004-09-23 | 2006-03-23 | Megie Corporation | Top layers of metal for integrated circuits |
US7388240B2 (en) * | 2005-04-18 | 2008-06-17 | Hynix Semiconductor Inc. | Non-volatile memory device capable of preventing damage by plasma charge |
US20070082501A1 (en) * | 2005-10-11 | 2007-04-12 | Dror Hurwitz | Novel integrated circuit support structures and their fabrication |
Cited By (103)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7989954B2 (en) | 2006-09-29 | 2011-08-02 | Megica Corporation | Integrated circuit chips with fine-line metal and over-passivation metal |
US20080081458A1 (en) * | 2006-09-29 | 2008-04-03 | Megica Corporation | Integrated circuit chips with fine-line metal and over-passivation metal |
US20080080112A1 (en) * | 2006-09-29 | 2008-04-03 | Megica Corporation | Integrated circuit chips with fine-line metal and over-passivation metal |
US20080080113A1 (en) * | 2006-09-29 | 2008-04-03 | Megica Corporation | Integrated circuit chips with fine-line metal and over-passivation metal |
US7969006B2 (en) | 2006-09-29 | 2011-06-28 | Megica Corporation | Integrated circuit chips with fine-line metal and over-passivation metal |
US20080111242A1 (en) * | 2006-09-29 | 2008-05-15 | Megica Corporation | Integrated circuit chips with fine-line metal and over-passivation metal |
US8618580B2 (en) | 2006-09-29 | 2013-12-31 | Megit Acquisition Corp. | Integrated circuit chips with fine-line metal and over-passivation metal |
US20080080111A1 (en) * | 2006-09-29 | 2008-04-03 | Megica Corporation | Integrated circuit chips with fine-line metal and over-passivation metal |
US8373202B2 (en) | 2006-09-29 | 2013-02-12 | Megica Corporation | Integrated circuit chips with fine-line metal and over-passivation metal |
US20080081457A1 (en) * | 2006-09-29 | 2008-04-03 | Megica Corporation | Integrated circuit chips with fine-line metal and over-passivation metal |
US8021918B2 (en) | 2006-09-29 | 2011-09-20 | Megica Corporation | Integrated circuit chips with fine-line metal and over-passivation metal |
US8004083B2 (en) * | 2006-09-29 | 2011-08-23 | Megica Corporation | Integrated circuit chips with fine-line metal and over-passivation metal |
US8030775B2 (en) | 2007-08-27 | 2011-10-04 | Megica Corporation | Wirebond over post passivation thick metal |
US20090206486A1 (en) * | 2007-08-27 | 2009-08-20 | Megica Corporation | Wirebond over post passivation thick metal |
US20100123217A1 (en) * | 2008-11-14 | 2010-05-20 | Infineon Technologies Ag | Semiconductor device |
US8035224B2 (en) | 2008-11-14 | 2011-10-11 | Infineon Technologies Ag | Semiconductor device |
US20100133682A1 (en) * | 2008-12-02 | 2010-06-03 | Infineon Technologies Ag | Semiconductor device |
US9716068B2 (en) | 2008-12-02 | 2017-07-25 | Infineon Technologies Ag | Semiconductor device |
US7998797B2 (en) | 2008-12-09 | 2011-08-16 | Infineon Technologies Ag | Semiconductor device |
US20100140785A1 (en) * | 2008-12-09 | 2010-06-10 | Infineon Technologies Ag | Semiconductor device |
US20110031616A1 (en) * | 2008-12-29 | 2011-02-10 | International Business Machines Corporation | Structures and methods for improving solder bump connections in semiconductor devices |
WO2010076056A1 (en) * | 2008-12-29 | 2010-07-08 | International Business Machines Corporation | Structures and methods for improving solder bump connections in semiconductor devices |
US20100167522A1 (en) * | 2008-12-29 | 2010-07-01 | International Business Machines Corporation | Structures and methods for improving solder bump connections in semiconductor devices |
US7871919B2 (en) | 2008-12-29 | 2011-01-18 | International Business Machines Corporation | Structures and methods for improving solder bump connections in semiconductor devices |
US8680675B2 (en) | 2008-12-29 | 2014-03-25 | International Business Machines Corporation | Structures and methods for improving solder bump connections in semiconductor devices |
US8395438B2 (en) | 2009-02-25 | 2013-03-12 | International Business Machines Corporation | Switched capacitor voltage converters |
US8248152B2 (en) | 2009-02-25 | 2012-08-21 | International Business Machines Corporation | Switched capacitor voltage converters |
US20100214014A1 (en) * | 2009-02-25 | 2010-08-26 | International Business Machines Corporation | Switched capacitor voltage converters |
US8174288B2 (en) | 2009-04-13 | 2012-05-08 | International Business Machines Corporation | Voltage conversion and integrated circuits with stacked voltage domains |
US8754672B2 (en) | 2009-04-13 | 2014-06-17 | International Business Machines Corporation | Voltage conversion and integrated circuits with stacked voltage domains |
US20100259299A1 (en) * | 2009-04-13 | 2010-10-14 | International Business Machines Corporation | Voltage conversion and integrated circuits with stacked voltage domains |
US20130169343A1 (en) * | 2009-09-02 | 2013-07-04 | Mosaid Technologies Incorporated | Using interrupted through-silicon-vias in integrated circuits adapted for stacking |
US8711573B2 (en) * | 2009-09-02 | 2014-04-29 | Mosaid Technologies Incorporated | Using interrupted through-silicon-vias in integrated circuits adapted for stacking |
US9112005B2 (en) * | 2009-10-23 | 2015-08-18 | President And Fellows Of Harvard College | Self-aligned barrier and capping layers for interconnects |
US20140045331A1 (en) * | 2009-10-23 | 2014-02-13 | President And Fellows Of Harvard College | Self-aligned barrier and capping layers for interconnects |
US20110121811A1 (en) * | 2009-11-23 | 2011-05-26 | International Business Machines Corporation | Power delivery in a heterogeneous 3-d stacked apparatus |
US8473762B2 (en) | 2009-11-23 | 2013-06-25 | International Business Machines Corporation | Power delivery in a heterogeneous 3-D stacked apparatus |
US8276002B2 (en) | 2009-11-23 | 2012-09-25 | International Business Machines Corporation | Power delivery in a heterogeneous 3-D stacked apparatus |
CN102222642A (en) * | 2010-03-26 | 2011-10-19 | 星科金朋有限公司 | Integrated circuit system with stress redistribution layer |
US11296011B2 (en) | 2010-04-28 | 2022-04-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Through-substrate vias with improved connections |
US9704783B2 (en) | 2010-04-28 | 2017-07-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Through substrate vias with improved connections |
US10340205B2 (en) | 2010-04-28 | 2019-07-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Through substrate vias with improved connections |
US20110266691A1 (en) * | 2010-04-28 | 2011-11-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Through-Substrate Vias with Improved Connections |
US9293366B2 (en) * | 2010-04-28 | 2016-03-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Through-substrate vias with improved connections |
US8629705B2 (en) | 2010-06-07 | 2014-01-14 | International Business Machines Corporation | Low voltage signaling |
US8196086B2 (en) * | 2010-07-21 | 2012-06-05 | Lsi Corporation | Granular channel width for power optimization |
US8692860B2 (en) * | 2011-04-07 | 2014-04-08 | Fuji Xerox Co., Ltd. | Light emitting device, print head, and image forming apparatus |
US20120256998A1 (en) * | 2011-04-07 | 2012-10-11 | Fuji Xerox Co., Ltd. | Light emitting device, print head, and image forming apparatus |
TWI458073B (en) * | 2011-07-08 | 2014-10-21 | Orise Technology Co Ltd | Alignment mark, manufacturing method thereof |
US11984423B2 (en) | 2011-09-02 | 2024-05-14 | Skyworks Solutions, Inc. | Radio frequency transmission line with finish plating on conductive layer |
US10937759B2 (en) | 2011-09-02 | 2021-03-02 | Skyworks Solutions, Inc. | Radio frequency transmission line |
US10529686B2 (en) | 2011-09-02 | 2020-01-07 | Skyworks Solutions, Inc. | Mobile device with radio frequency transmission line |
US20130093052A1 (en) * | 2011-10-13 | 2013-04-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor integrated circuit having a resistor and method of forming the same |
US9117677B2 (en) * | 2011-10-13 | 2015-08-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor integrated circuit having a resistor and method of forming the same |
US20140307997A1 (en) * | 2011-12-20 | 2014-10-16 | Hanan Bar | Hybrid integration of group iii-v semiconductor devices on silicon |
US9356137B2 (en) * | 2012-05-10 | 2016-05-31 | Csmc Technologies Fab1 Co., Ltd. | Power MOS device structure |
US20140159151A1 (en) * | 2012-05-10 | 2014-06-12 | Csmc Technologies Fab 1 Co., Ltd. | Power MOS Device Structure |
US11451199B2 (en) | 2012-06-14 | 2022-09-20 | Skyworks Solutions, Inc. | Power amplifier systems with control interface and bias circuit |
US10756078B2 (en) * | 2012-06-14 | 2020-08-25 | International Business Machines Corporation | Structure and method for dynamic biasing to improve ESD robustness of current mode logic (CML) drivers |
US10090812B2 (en) | 2012-06-14 | 2018-10-02 | Skyworks Solutions, Inc. | Power amplifier modules with bonding pads and related systems, devices, and methods |
TWI617133B (en) * | 2012-06-14 | 2018-03-01 | 西凱渥資訊處理科技公司 | Power amplifier modules |
US9887668B2 (en) | 2012-06-14 | 2018-02-06 | Skyworks Solutions, Inc. | Power amplifier modules with power amplifier and transmission line and related systems, devices, and methods |
US20170133839A1 (en) * | 2012-06-14 | 2017-05-11 | International Business Machines Corporation | Structure and method for dynamic biasing to improve esd robustness of current mode logic (cml) drivers |
US10771024B2 (en) | 2012-06-14 | 2020-09-08 | Skyworks Solutions, Inc. | Power amplifier modules including transistor with grading and semiconductor resistor |
CN104509223A (en) * | 2012-08-02 | 2015-04-08 | 彻姆普拉特原料公司 | Tool, method and machine for manufacturing multi-layer printed circuit boards |
US20150223344A1 (en) * | 2012-08-02 | 2015-08-06 | Chemplate Materials, S.L. | Tool, method and machine for manufacturing multi-layer printed circuit boards |
US9826644B2 (en) * | 2012-08-02 | 2017-11-21 | Chemplate Materials, S.L. | Tool, method and machine for manufacturing multi-layer printed circuit boards |
US20140054801A1 (en) * | 2012-08-22 | 2014-02-27 | Realtek Semiconductor Corp. | Electronic device |
US9412751B2 (en) * | 2012-08-22 | 2016-08-09 | Realtek Semiconductor Corp. | Electronic device |
US10453819B2 (en) | 2012-09-26 | 2019-10-22 | Ping-Jung Yang | Method for fabricating glass substrate package |
US20170207188A1 (en) * | 2012-09-26 | 2017-07-20 | Ping-Jung Yang | Method for fabricating glass substrate package |
US10096565B2 (en) * | 2012-09-26 | 2018-10-09 | Ping-Jung Yang | Method for fabricating glass substrate package |
US20140151095A1 (en) * | 2012-12-05 | 2014-06-05 | Samsung Electro-Mechanics Co., Ltd. | Printed circuit board and method for manufacturing the same |
CN104037162A (en) * | 2013-03-06 | 2014-09-10 | 马克西姆综合产品公司 | Wafer-level package mitigated undercut |
US20140252571A1 (en) * | 2013-03-06 | 2014-09-11 | Maxim Integrated Products, Inc. | Wafer-level package mitigated undercut |
US9472545B2 (en) * | 2014-01-31 | 2016-10-18 | Taiwan Semiconductor Manufacturing Company Limited | Semiconductor arrangement with electrostatic discharge (ESD) protection |
US20150221636A1 (en) * | 2014-01-31 | 2015-08-06 | Taiwan Semiconductor Manufacturing Company Limited | Semiconductor arrangement with electrostatic discharge (esd) protection |
US20160148883A1 (en) * | 2014-05-15 | 2016-05-26 | Texas Instruments Incorporated | Bond Pad Having Ruthenium Covering Passivation Sidewall |
US9755642B2 (en) * | 2014-12-08 | 2017-09-05 | Shivaling Shrishail Mahant Shetti | Low cost CMOS chip with tape automated bonding (polyamide) |
US20160164524A1 (en) * | 2014-12-08 | 2016-06-09 | Shivaling Mahant Shetti | Low cost cmos chip with tape automated bonding (polyamide) |
EP3275009A4 (en) * | 2015-03-23 | 2018-10-17 | Texas Instruments Incorporated | Metal bond pad with cobalt interconnect layer and solder thereon |
US9583631B1 (en) * | 2015-12-04 | 2017-02-28 | Via Alliance Semiconductor Co., Ltd. | Transistors with uniform density of poly silicon |
US10229891B2 (en) * | 2016-02-29 | 2019-03-12 | Infineon Technologies Ag | Chip embedding package with solderable electric contact |
US20170250152A1 (en) * | 2016-02-29 | 2017-08-31 | Infineon Technologies Ag | Chip embedding package with solderable electric contact |
US10438914B2 (en) | 2016-04-01 | 2019-10-08 | Intel Corporation | Surface finishes for high density interconnect architectures |
US10049996B2 (en) * | 2016-04-01 | 2018-08-14 | Intel Corporation | Surface finishes for high density interconnect architectures |
US10998282B2 (en) | 2016-04-01 | 2021-05-04 | Intel Corporation | Surface finishes for high density interconnect architectures |
TWI718264B (en) * | 2016-04-01 | 2021-02-11 | 美商英特爾公司 | Surface finishes for high density interconnect architectures |
US10796914B2 (en) * | 2016-07-14 | 2020-10-06 | Infineon Technologies Ag | Method for processing a wafer, and layer stack |
US20180019127A1 (en) * | 2016-07-14 | 2018-01-18 | Infineon Technologies Ag | Method for processing a wafer, and layer stack |
US10727176B2 (en) * | 2016-11-09 | 2020-07-28 | International Business Machines Corporation | Trace/via hybrid structure and method of manufacture |
US10290572B2 (en) * | 2016-11-09 | 2019-05-14 | International Business Machines Corporation | Trace/via hybrid structure and method of manufacture |
US20190198439A1 (en) * | 2016-11-09 | 2019-06-27 | International Business Machines Corporation | Trace/via hybrid structure and method of manufacture |
US10833001B2 (en) * | 2016-11-09 | 2020-11-10 | International Business Machines Corporation | Trace/via hybrid structure and method of manufacture |
US20190198440A1 (en) * | 2016-11-09 | 2019-06-27 | International Business Machines Corporation | Trace/via hybrid structure and method of manufacture |
US10170406B2 (en) | 2016-11-09 | 2019-01-01 | International Business Machines Corporation | Trace/via hybrid structure and method of manufacture |
US20180130735A1 (en) * | 2016-11-09 | 2018-05-10 | International Business Machines Corporation | Trace/via hybrid structure and method of manufacture |
US11502006B2 (en) * | 2017-12-07 | 2022-11-15 | Micron Technology, Inc. | Apparatuses having an interconnect extending from an upper conductive structure, through a hole in another conductive structure, and to an underlying structure |
KR20200047406A (en) * | 2018-10-25 | 2020-05-07 | 에스피티에스 테크놀러지스 리미티드 | A method of fabricating integrated circuits |
US11361975B2 (en) | 2018-10-25 | 2022-06-14 | Spts Technologies Limited | Method of fabricating integrated circuits |
KR102542747B1 (en) | 2018-10-25 | 2023-06-12 | 에스피티에스 테크놀러지스 리미티드 | A method of fabricating integrated circuits |
EP3644352A1 (en) * | 2018-10-25 | 2020-04-29 | SPTS Technologies Limited | A method of fabricating integrated circuits |
US20200176379A1 (en) * | 2018-11-30 | 2020-06-04 | Taiwan Semiconductor Manufacturing Co., Ltd. | Metal filament vias for interconnect structure |
Also Published As
Publication number | Publication date |
---|---|
TW200816374A (en) | 2008-04-01 |
TWI370515B (en) | 2012-08-11 |
US20080081458A1 (en) | 2008-04-03 |
US7989954B2 (en) | 2011-08-02 |
US20080080113A1 (en) | 2008-04-03 |
US20080081457A1 (en) | 2008-04-03 |
US8021918B2 (en) | 2011-09-20 |
US20080080112A1 (en) | 2008-04-03 |
US20130127024A1 (en) | 2013-05-23 |
US20080111242A1 (en) | 2008-05-15 |
US20080080111A1 (en) | 2008-04-03 |
US7969006B2 (en) | 2011-06-28 |
US8004083B2 (en) | 2011-08-23 |
US8373202B2 (en) | 2013-02-12 |
US8618580B2 (en) | 2013-12-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8618580B2 (en) | Integrated circuit chips with fine-line metal and over-passivation metal | |
US9612615B2 (en) | Integrated circuit chip using top post-passivation technology and bottom structure technology | |
US8592977B2 (en) | Integrated circuit (IC) chip and method for fabricating the same | |
US7417317B2 (en) | Post passivation interconnection schemes on top of the IC chips | |
US7554208B2 (en) | Wirebond pad for semiconductor chip or wafer | |
US9391021B2 (en) | Chip package and method for fabricating the same | |
US7381642B2 (en) | Top layers of metal for integrated circuits | |
US8674507B2 (en) | Wafer level processing method and structure to manufacture two kinds of interconnects, gold and solder, on one wafer | |
CN102379036A (en) | Semiconductor device and manufacturing method thereof | |
CN101231993B (en) | Circuit component | |
US7880304B2 (en) | Post passivation interconnection schemes on top of the IC chips | |
CN101231998B (en) | Circuit component | |
CN101231994B (en) | Circuit component | |
TWI344686B (en) | Circuit component and process for forming the same | |
US20080038913A1 (en) | Methods of forming aluminum-free wire bond pad and pad so formed | |
CN101231997B (en) | Circuit component | |
CN101231995B (en) | Circuit component | |
CN101231996B (en) | Circuit component |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MEGICA CORPORATION, TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LIN, MOU-SHIUNG, MR.;LEE, JIN-YUAN, MR.;CHOU, CHIEN-KANG, MR.;REEL/FRAME:019950/0716 Effective date: 20071009 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: QUALCOMM INCORPORATED, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MEGIT ACQUISITION CORP.;REEL/FRAME:033303/0124 Effective date: 20140709 |