US20060255474A1 - Packaging structure and method - Google Patents
Packaging structure and method Download PDFInfo
- Publication number
- US20060255474A1 US20060255474A1 US11/444,894 US44489406A US2006255474A1 US 20060255474 A1 US20060255474 A1 US 20060255474A1 US 44489406 A US44489406 A US 44489406A US 2006255474 A1 US2006255474 A1 US 2006255474A1
- Authority
- US
- United States
- Prior art keywords
- bumps
- chip
- substrate
- interconnect points
- alloy
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000000034 method Methods 0.000 title claims abstract description 31
- 238000004806 packaging method and process Methods 0.000 title description 5
- 239000000758 substrate Substances 0.000 claims abstract description 41
- 239000000853 adhesive Substances 0.000 claims abstract description 12
- 230000001070 adhesive effect Effects 0.000 claims abstract description 12
- 229920000642 polymer Polymers 0.000 claims abstract description 11
- 238000010438 heat treatment Methods 0.000 claims abstract description 10
- 238000001465 metallisation Methods 0.000 claims abstract description 10
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 claims abstract description 8
- 229910001020 Au alloy Inorganic materials 0.000 claims abstract description 5
- 229910001128 Sn alloy Inorganic materials 0.000 claims abstract description 5
- 239000010931 gold Substances 0.000 claims description 37
- 229910052737 gold Inorganic materials 0.000 claims description 15
- 229910045601 alloy Inorganic materials 0.000 claims description 12
- 239000000956 alloy Substances 0.000 claims description 12
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 claims description 11
- 239000000463 material Substances 0.000 claims description 10
- 229910052718 tin Inorganic materials 0.000 claims description 8
- 239000002184 metal Substances 0.000 claims description 6
- 229910052751 metal Inorganic materials 0.000 claims description 6
- 239000002998 adhesive polymer Substances 0.000 claims description 3
- 239000010949 copper Substances 0.000 description 4
- 238000000465 moulding Methods 0.000 description 3
- 229910052759 nickel Inorganic materials 0.000 description 3
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 2
- 230000006835 compression Effects 0.000 description 2
- 238000007906 compression Methods 0.000 description 2
- 229910052802 copper Inorganic materials 0.000 description 2
- 229920006254 polymer film Polymers 0.000 description 2
- 229910000679 solder Inorganic materials 0.000 description 2
- 229910015363 Au—Sn Inorganic materials 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 229920001940 conductive polymer Polymers 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- -1 for example Substances 0.000 description 1
- 239000012634 fragment Substances 0.000 description 1
- 230000004927 fusion Effects 0.000 description 1
- 238000005272 metallurgy Methods 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 239000002245 particle Substances 0.000 description 1
- 238000005201 scrubbing Methods 0.000 description 1
- 239000002699 waste material Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/60—Attaching or detaching leads or other conductive members, to be used for carrying current to or from the device in operation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/1012—Auxiliary members for bump connectors, e.g. spacers
- H01L2224/10122—Auxiliary members for bump connectors, e.g. spacers being formed on the semiconductor or solid-state body to be connected
- H01L2224/10135—Alignment aids
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/113—Manufacturing methods by local deposition of the material of the bump connector
- H01L2224/1133—Manufacturing methods by local deposition of the material of the bump connector in solid form
- H01L2224/1134—Stud bumping, i.e. using a wire-bonding apparatus
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13144—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13147—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/29111—Tin [Sn] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/29144—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8112—Aligning
- H01L2224/81136—Aligning involving guiding structures, e.g. spacers or supporting members
- H01L2224/81138—Aligning involving guiding structures, e.g. spacers or supporting members the guiding structures being at least partially left in the finished device
- H01L2224/81139—Guiding structures on the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/812—Applying energy for connecting
- H01L2224/81201—Compression bonding
- H01L2224/81203—Thermocompression bonding, e.g. diffusion bonding, pressure joining, thermocompression welding or solid-state welding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/831—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus
- H01L2224/83102—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus using surface energy, e.g. capillary forces
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
- H01L2224/83191—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
- H01L2224/83194—Lateral distribution of the layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/921—Connecting a surface with connectors of different types
- H01L2224/9212—Sequential connecting processes
- H01L2224/92122—Sequential connecting processes the first connecting process involving a bump connector
- H01L2224/92125—Sequential connecting processes the first connecting process involving a bump connector the second connecting process involving a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0105—Tin [Sn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01058—Cerium [Ce]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01076—Osmium [Os]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/078—Adhesive characteristics other than chemical
- H01L2924/07802—Adhesive characteristics other than chemical not being an ohmic electrical conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Definitions
- This invention relates to flip chip packaging and, more particularly, to providing a Au/Sn alloy interconnection between a chip and a substrate.
- ACF Anisotropic Conductive Film
- NCA Non-Conductive Adhesive
- NCP Non Conductive Polymer
- the invention features a method for providing metallurgic connection between a flip chip and a substrate, by providing a chip having a set of bumps formed on a bump side thereof, providing a substrate having a set of interconnect points on a metallization thereon, providing a measured quantity of a polymer adhesive in a middle region of the chip on the bump side, aligning the chip with the substrate so that the set of bumps aligns with the set of interconnect points, pressing the chip and the substrate toward one another so that a portion of the polymer adhesive contacts the substrate and the bumps contact the interconnect points, and heating the bumps to a temperature sufficiently high to form a metallurgical connection between the bumps and the interconnect points.
- the bumps are stud bumps, and are formed of gold; and the interconnect points include spots of tin, preferably pure tin, on the metallization.
- the bumps are formed of a metal such as, for example, copper plated with Au or with Ni/Au or electroless Ni/Au; and the interconnect points also may include such materials.
- the heating step raises the temperature of the bumps sufficiently to create an alloy between the Au and the Sn in a bonding phase at the interface; in preferred embodiments the bonding phase comprises a 80:20 Au:Sn alloy.
- the bumps may be sufficiently heated by heating the die to a temperature greater than about 200° C., preferably about 232° C.
- the method further includes underfilling with a polymer.
- the invention features a chip package structure made according to the method.
- the invention features a chip package structure including a chip having a bumps formed thereon and a substrate having interconnect points on a metallization thereon, the bumps forming contacts with the interconnect points, in which an alloy is formed at an interface between the material of each bump and the material of the interconnect in contact with the bump.
- a cured adhesive polymer is situated in a middle region between the bump surface of the chip and the surface of the substrate.
- the bump material is gold or is a metal such as copper plated with gold or with Ni/Au or with electroless Ni/Au; and the interconnect points also include such materials.
- the alloy at the interface is an alloy of Au and Sn, and preferably the alloy is a 20:80 Sn:Au alloy.
- FIGS. 1A and 1B are diagrammatic sketches in a sectional view showing an illustrative embodiment of stages according to the invention for making a packaging structure according to the invention.
- FIG. 1A a chip and a substrate in alignment prior to forming the interconnect according to the invention, and in FIG. 1B a completed interconnect.
- the flip chip configuration shown generally at 10 , includes a plurality of bumps, e.g. 14 , formed on the chip 12 , the bumps preferably being gold (Au) stud bumps.
- the corresponding interconnection points, on a standard substrate 16 metallization are provided with a plurality of preferably pure tin (Sn) spots 18 .
- a central area 20 of the chip on a bump side 22 further includes a spot of adhesive 24 small enough that it does not spread to the gold studs and the interconnection area during a subsequent bonding process.
- the adhesive holds the chip to the substrate and the ends of the stud bumps 14 react with the pure tin spots 18 on the substrate to make metallurgical interconnections 26 .
- a substrate strip populated with a row or an array of chips assembled in this manner can be molded using simple tooling, readily adapted from conventional equipment.
- the molding preferably provides die underfilling and molding compound along the perimeters of the die simultaneously. Solder balls can then be attached and the completed chips can be singularized by, for example, sawing the substrate.
- the flip chip is aligned with the substrate in such a manner that the gold stud bumps on the chip align with the tin spots on the substrate.
- the die is heated to a temperature and for a time sufficient to give a metallurgical reaction at the interface between the bumps and the spots, preferably in excess of about 200° C.
- a suitable temperature the temperature is about 232° C., and a suitable time is 1-2 seconds.
- the Sn spots melt and the temperature at the bonding interface increases significantly, thereby dissolving some Au from both a metallization layer on the substrate and the stud bumps to create a bonding phase at the interface between the Sn spots and the Au stud bumps.
- a 80%:20% Au:Sn alloy composition is formed at the interface. Such an alloy provides both reliable electrical contact and advantageous mechanical properties.
- the adhesive spot cures to hold the die in space.
- a subsequent underfilling process of the structure is thereby facilitated as the center region of the chip is already filled with the adhesive polymer.
- Overmolding fills the remaining space under the die and the space between the chips, resulting in a robust structure.
- An alternative embodiment provides for direct contact between the gold stud bumps and a standard metallization on the substrate.
- a metallization bond able to withstand the stresses of subsequent processing is thereby formed as there is no interposing polymer at the bonding interface during the chip bonding process.
- a wafer having stud bumps thereon is placed face up on a heating stage.
- Substrate pieces, inspected and singulated, with appropriate amounts of adhesive are then picked, aligned, placed and bonded to wafer sites applying conventional process conditions of temperature and pressure.
- Ultrasonic scrubbing may be employed to clean the substrate site before thermal compression bonding.
- the disclosed process provides for little waste of substrate material as only particular rejected sites will be discarded, rather than the entire substrate strip. Additionally, it is not necessary to bond to the rejected dies on the wafer.
- the wafer is molded for underfilling and interchip space filling. Dicing the wafer then follows the molding and solder ball mounting steps to singulate the dies.
- the stud bumps include Cu plated with Ni and Au, plated Au or electroless Ni/Au, and these materials may be also provided on the bonding sites of the substrate.
- the bonding sites may be finished with Ni and heavy soft Au, thereby providing for interconnections between the wafer and substrate I/Os either by thermal compression bonding utilizing Au or by fusion at low temperatures utilizing Sn like metals to form suitable bonding phases.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Wire Bonding (AREA)
Abstract
A method for forming metallurgical interconnections and polymer adhesion of a flip chip to a substrate includes providing a chip having a set of bumps formed on a bump side thereof and a substrate having a set of interconnect points on a metallization thereon, providing a measured quantity of a polymer adhesive in a middle region of the chip on the bump side, aligning the chip with the substrate so that the set of bumps aligns with the set of interconnect points, pressing the chip and the substrate toward one another so that a portion of the polymer adhesive contacts the substrate and the bumps contact the interconnect points, and heating the bumps to a temperature sufficiently high to form a metallurgical connection between the bumps and the interconnect points. Also, a flip chip package is made by the method. In some embodiments the metallurgical connection includes an alloy of gold and tin at the interface between the bumps and the interconnect points.
Description
- This application claims priority from U.S. Provisional Application No. 60/188,568, titled “Packaging Structure and Method”, filed Mar. 10, 2000. This application is related to commonly assigned copending U.S. Application Atty. Docket No. 60084-300301 titled “Flip Chip Interconnection Structure” and U.S. Application Atty. Docket No. 60084-300101 titled “Flip Chip-in-Leadframe Package and Method”; both said related applications are being filed on the same date as this application, and are hereby incorporated by reference in their entireties herein.
- This invention relates to flip chip packaging and, more particularly, to providing a Au/Sn alloy interconnection between a chip and a substrate.
- Conventional methods for interconnecting a flip chip to a substrate include an Anisotropic Conductive Film (ACF) with Ni or Ni/Au coated polymer particles in which a contact type interconnection is made. Fragments of the polymer film which remain trapped at the interconnection point often lead to poor electrical contact and reduced reliability of the package. Additionally, the polymer film reduces the reliability of the bonding interface during the chip bonding process. Conventional flip chip techniques that use either ACF, Non-Conductive Adhesive (NCA) or Non Conductive Polymer (NCP) also suffer from problems in curing the adhesive on adjacent bonding sites on a substrate during the chip bonding process.
- What is needed is a flip chip structure and method that provides for metallurgical interconnection between the flip chip and the substrate and that further provides for improved bonding between the chip and the substrate.
- In one general aspect the invention features a method for providing metallurgic connection between a flip chip and a substrate, by providing a chip having a set of bumps formed on a bump side thereof, providing a substrate having a set of interconnect points on a metallization thereon, providing a measured quantity of a polymer adhesive in a middle region of the chip on the bump side, aligning the chip with the substrate so that the set of bumps aligns with the set of interconnect points, pressing the chip and the substrate toward one another so that a portion of the polymer adhesive contacts the substrate and the bumps contact the interconnect points, and heating the bumps to a temperature sufficiently high to form a metallurgical connection between the bumps and the interconnect points.
- In some embodiments the bumps are stud bumps, and are formed of gold; and the interconnect points include spots of tin, preferably pure tin, on the metallization. In other embodiments the bumps are formed of a metal such as, for example, copper plated with Au or with Ni/Au or electroless Ni/Au; and the interconnect points also may include such materials. In embodiments in which the stud bumps are made of Au and the interconnect points are spots of Sn, the heating step raises the temperature of the bumps sufficiently to create an alloy between the Au and the Sn in a bonding phase at the interface; in preferred embodiments the bonding phase comprises a 80:20 Au:Sn alloy. For such an alloy the bumps may be sufficiently heated by heating the die to a temperature greater than about 200° C., preferably about 232° C.
- In some embodiments the method further includes underfilling with a polymer.
- In another general aspect the invention features a chip package structure made according to the method.
- In another general aspect the invention features a chip package structure including a chip having a bumps formed thereon and a substrate having interconnect points on a metallization thereon, the bumps forming contacts with the interconnect points, in which an alloy is formed at an interface between the material of each bump and the material of the interconnect in contact with the bump.
- In some embodiments a cured adhesive polymer is situated in a middle region between the bump surface of the chip and the surface of the substrate.
- In some embodiments the bump material is gold or is a metal such as copper plated with gold or with Ni/Au or with electroless Ni/Au; and the interconnect points also include such materials. In some embodiments the alloy at the interface is an alloy of Au and Sn, and preferably the alloy is a 20:80 Sn:Au alloy.
-
FIGS. 1A and 1B are diagrammatic sketches in a sectional view showing an illustrative embodiment of stages according to the invention for making a packaging structure according to the invention. - A description of an exemplary embodiment of the invention follows. Using the disclosure herein, substantially conventional apparatus can be modified for use in the process of the invention.
- With reference to the Figs., there are shown in
FIG. 1A a chip and a substrate in alignment prior to forming the interconnect according to the invention, and inFIG. 1B a completed interconnect. The flip chip configuration, shown generally at 10, includes a plurality of bumps, e.g. 14, formed on thechip 12, the bumps preferably being gold (Au) stud bumps. The corresponding interconnection points, on astandard substrate 16 metallization are provided with a plurality of preferably pure tin (Sn)spots 18. Acentral area 20 of the chip on abump side 22 further includes a spot of adhesive 24 small enough that it does not spread to the gold studs and the interconnection area during a subsequent bonding process. As the chip is connected to the substrate in the flip chip format, the adhesive holds the chip to the substrate and the ends of thestud bumps 14 react with thepure tin spots 18 on the substrate to makemetallurgical interconnections 26. - A substrate strip populated with a row or an array of chips assembled in this manner can be molded using simple tooling, readily adapted from conventional equipment. The molding preferably provides die underfilling and molding compound along the perimeters of the die simultaneously. Solder balls can then be attached and the completed chips can be singularized by, for example, sawing the substrate.
- The flip chip is aligned with the substrate in such a manner that the gold stud bumps on the chip align with the tin spots on the substrate. After alignment and contact between the Sn spots and the Au stud bumps, the die is heated to a temperature and for a time sufficient to give a metallurgical reaction at the interface between the bumps and the spots, preferably in excess of about 200° C. For an Au—Sn junction, a suitable temperature the temperature is about 232° C., and a suitable time is 1-2 seconds. At this temperature, the Sn spots melt and the temperature at the bonding interface increases significantly, thereby dissolving some Au from both a metallization layer on the substrate and the stud bumps to create a bonding phase at the interface between the Sn spots and the Au stud bumps. Preferably a 80%:20% Au:Sn alloy composition is formed at the interface. Such an alloy provides both reliable electrical contact and advantageous mechanical properties.
- As the Sn/Au interconnection is made the adhesive spot cures to hold the die in space. A subsequent underfilling process of the structure is thereby facilitated as the center region of the chip is already filled with the adhesive polymer. Overmolding fills the remaining space under the die and the space between the chips, resulting in a robust structure.
- An alternative embodiment provides for direct contact between the gold stud bumps and a standard metallization on the substrate. A metallization bond able to withstand the stresses of subsequent processing is thereby formed as there is no interposing polymer at the bonding interface during the chip bonding process.
- To achieve wafer scale packaging, a wafer having stud bumps thereon is placed face up on a heating stage. Substrate pieces, inspected and singulated, with appropriate amounts of adhesive are then picked, aligned, placed and bonded to wafer sites applying conventional process conditions of temperature and pressure. Ultrasonic scrubbing may be employed to clean the substrate site before thermal compression bonding. The disclosed process provides for little waste of substrate material as only particular rejected sites will be discarded, rather than the entire substrate strip. Additionally, it is not necessary to bond to the rejected dies on the wafer. After fully populating the wafer, the wafer is molded for underfilling and interchip space filling. Dicing the wafer then follows the molding and solder ball mounting steps to singulate the dies.
- In alternative embodiments the stud bumps include Cu plated with Ni and Au, plated Au or electroless Ni/Au, and these materials may be also provided on the bonding sites of the substrate. With the advances in Cu terminal metallurgy, the bonding sites may be finished with Ni and heavy soft Au, thereby providing for interconnections between the wafer and substrate I/Os either by thermal compression bonding utilizing Au or by fusion at low temperatures utilizing Sn like metals to form suitable bonding phases. Once metallurgical contacts are formed, the structure is underfilled and transfer molded simultaneously.
- Other embodiments are within the following claims.
Claims (17)
1. A method for providing metallurgic connection between a flip chip and a substrate comprises
providing a chip having a set of bumps formed on a bump side thereof;
providing a substrate having a set of interconnect points on a metallization thereon;
providing a measured quantity of a polymer adhesive in a middle region of the chip on the bump side;
aligning the chip with the substrate so that the set of bumps aligns with the set of interconnect points;
pressing the chip and the substrate toward one another so that a portion of the polymer adhesive contacts the substrate and the bumps contact the interconnect points; and
heating the bumps to a temperature sufficiently high to form a metallurgical connection between the bumps and the interconnect points.
2. The method of claim 1 wherein the bumps are stud bumps.
3. The method of claim 1 wherein the bumps comprise gold.
4. The method of claim 1 wherein the bumps are plated with a metal comprising gold.
5. The method of claim 1 wherein the interconnect points comprise tin.
6. The method of claim 5 wherein the interconnect points comprise pure tin.
7. The method of claim 1 wherein the interconnect points comprise a metal plated with a metal comprising gold.
8. The method of claim 1 wherein the bumps are stud bumps comprising Au and the interconnect points comprise Sn, and the heating step raises the temperature of the bumps sufficiently to create an alloy between the Au and the Sn in a bonding phase at the interface.
9. The method of claim 8 wherein the heating step raises the temperature of the bumps sufficiently to create an alloy comprising a 80:20 Au:Sn between in a bonding phase at the interface.
10. The method of claim 1 wherein the heating step raises the die to a temperature greater than about 200° C.
11. The method of claim 1 wherein the heating step raises the die to a temperature about 232° C.
12. The method of claim 1 , further comprising underfilling with a polymer.
13. A chip package structure made according to the method of claim 12 .
14. A chip package structure comprising
a chip having a bumps formed thereon and a substrate having interconnect points on a metallization thereon, the bumps forming contacts with the interconnect points, wherein an alloy is formed at an interface between the material of each bump and the material of the interconnect in contact with the bump.
15. The chip package structure of claim 14 wherein a cured adhesive polymer is situated in a middle region between the bump surface of the chip and the surface of the substrate.
16. The chip package structure of claim 14 wherein the bump material comprises gold and the interconnect points comprise Sn, and the alloy at the interface comprises a Au/Sn alloy.
17. The chip package structure of claim 16 wherein the alloy at the interface is a 20:80 Sn:Au alloy.
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/444,894 US20060255474A1 (en) | 2000-03-10 | 2006-06-01 | Packaging structure and method |
US12/472,083 US8119450B2 (en) | 2000-03-10 | 2009-05-26 | Interconnecting a chip and a substrate by bonding pure metal bumps and pure metal spots |
US13/245,181 US20120217635A9 (en) | 2000-03-10 | 2011-09-26 | Packaging Structure and Method |
US13/268,048 US9312150B2 (en) | 2000-03-10 | 2011-10-07 | Semiconductor device and method of forming a metallurgical interconnection between a chip and a substrate in a flip chip package |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US18856800P | 2000-03-10 | 2000-03-10 | |
US09/802,375 US20020014702A1 (en) | 2000-03-10 | 2001-03-09 | Packaging structure and method |
US11/444,894 US20060255474A1 (en) | 2000-03-10 | 2006-06-01 | Packaging structure and method |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/802,375 Continuation US20020014702A1 (en) | 2000-03-10 | 2001-03-09 | Packaging structure and method |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/472,083 Continuation US8119450B2 (en) | 2000-03-10 | 2009-05-26 | Interconnecting a chip and a substrate by bonding pure metal bumps and pure metal spots |
Publications (1)
Publication Number | Publication Date |
---|---|
US20060255474A1 true US20060255474A1 (en) | 2006-11-16 |
Family
ID=26884224
Family Applications (5)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/802,375 Abandoned US20020014702A1 (en) | 2000-03-10 | 2001-03-09 | Packaging structure and method |
US11/444,894 Abandoned US20060255474A1 (en) | 2000-03-10 | 2006-06-01 | Packaging structure and method |
US12/472,083 Expired - Fee Related US8119450B2 (en) | 2000-03-10 | 2009-05-26 | Interconnecting a chip and a substrate by bonding pure metal bumps and pure metal spots |
US13/245,181 Abandoned US20120217635A9 (en) | 2000-03-10 | 2011-09-26 | Packaging Structure and Method |
US13/268,048 Expired - Fee Related US9312150B2 (en) | 2000-03-10 | 2011-10-07 | Semiconductor device and method of forming a metallurgical interconnection between a chip and a substrate in a flip chip package |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/802,375 Abandoned US20020014702A1 (en) | 2000-03-10 | 2001-03-09 | Packaging structure and method |
Family Applications After (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/472,083 Expired - Fee Related US8119450B2 (en) | 2000-03-10 | 2009-05-26 | Interconnecting a chip and a substrate by bonding pure metal bumps and pure metal spots |
US13/245,181 Abandoned US20120217635A9 (en) | 2000-03-10 | 2011-09-26 | Packaging Structure and Method |
US13/268,048 Expired - Fee Related US9312150B2 (en) | 2000-03-10 | 2011-10-07 | Semiconductor device and method of forming a metallurgical interconnection between a chip and a substrate in a flip chip package |
Country Status (6)
Country | Link |
---|---|
US (5) | US20020014702A1 (en) |
EP (1) | EP1264520A4 (en) |
JP (1) | JP4958363B2 (en) |
KR (1) | KR100865424B1 (en) |
TW (1) | TW484215B (en) |
WO (1) | WO2001069989A1 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050205992A1 (en) * | 2004-03-18 | 2005-09-22 | Tsuyoshi Yoda | Method of manufacturing substrate joint body, substrate joint body and electrooptical device |
US20070122940A1 (en) * | 2005-11-30 | 2007-05-31 | Viswanadam Gautham | Method for packaging a semiconductor device |
US20110074014A1 (en) * | 2009-09-25 | 2011-03-31 | Stats Chippac, Ltd. | Semiconductor Device and Method of Forming Adhesive Material to Secure Semiconductor Die to Carrier in WLCSP |
WO2018031457A1 (en) * | 2016-08-08 | 2018-02-15 | Invensas Corporation | Warpage balancing in thin packages |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100503411B1 (en) * | 2002-07-09 | 2005-07-25 | 한국전자통신연구원 | Method for fabricating Au-Sn based solder layer and solder bump |
US8932909B2 (en) * | 2012-11-14 | 2015-01-13 | International Business Machines Corporation | Thermocompression for semiconductor chip assembly |
JP6392784B2 (en) * | 2013-12-24 | 2018-09-19 | 京セラ株式会社 | Multilayer electronic component and its mounting structure |
KR101619455B1 (en) * | 2014-11-18 | 2016-05-11 | 주식회사 프로텍 | Method for Manufacturing Package On Package |
JP7100980B2 (en) * | 2018-01-22 | 2022-07-14 | ローム株式会社 | LED package |
KR101897061B1 (en) * | 2018-03-21 | 2018-09-10 | 손방용 | Cartridge recycling method using FPCB for ink cartridge reproduction |
KR101897057B1 (en) * | 2018-03-21 | 2018-09-10 | 손방용 | FPCB on which a controller is mounted for ink cartridge reproduction |
CN112908873A (en) * | 2021-01-18 | 2021-06-04 | 上海易卜半导体有限公司 | Semiconductor module assembling method, semiconductor module and electronic device |
CN113894398A (en) * | 2021-10-25 | 2022-01-07 | 智新半导体有限公司 | Method and device for improving NTC resistance welding reliability |
Citations (31)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4208005A (en) * | 1978-02-08 | 1980-06-17 | Hitachi, Ltd. | Method for mounting parts on circuit boards |
US4875617A (en) * | 1987-01-20 | 1989-10-24 | Citowsky Elya L | Gold-tin eutectic lead bonding method and structure |
US5210938A (en) * | 1991-08-05 | 1993-05-18 | Rohm Co., Ltd. | Method of assembling an electronic part device |
US5250469A (en) * | 1990-05-24 | 1993-10-05 | Nippon Mektron, Ltd. | IC mounting circuit substrate and process for mounting the IC |
US5346857A (en) * | 1992-09-28 | 1994-09-13 | Motorola, Inc. | Method for forming a flip-chip bond from a gold-tin eutectic |
US5386624A (en) * | 1993-07-06 | 1995-02-07 | Motorola, Inc. | Method for underencapsulating components on circuit supporting substrates |
US5421507A (en) * | 1990-06-11 | 1995-06-06 | International Business Machines Corporation | Au-Sn transient liquid bonding in high performance laminates |
US5428996A (en) * | 1990-12-24 | 1995-07-04 | Litton Systems, Inc. | Hinge assembly for integrated accelerometer |
US5508561A (en) * | 1993-11-15 | 1996-04-16 | Nec Corporation | Apparatus for forming a double-bump structure used for flip-chip mounting |
US5713508A (en) * | 1994-12-30 | 1998-02-03 | International Business Machines Corporation | Stabilization of conductive adhesive by metallurgical bonding |
US5717477A (en) * | 1995-07-28 | 1998-02-10 | Optrex Europe Gmbh | Support bearing electric conductors having an electronic component with contact warts coated with graphite contacting the conductors and method of contacting |
US5801350A (en) * | 1995-03-23 | 1998-09-01 | Hitachi, Ltd. | Surface reformation method of high polymer material |
US5829126A (en) * | 1995-04-28 | 1998-11-03 | Matsushita Electric Industrial Co., Ltd. | Method of manufacturing probe card |
US5865365A (en) * | 1991-02-19 | 1999-02-02 | Hitachi, Ltd. | Method of fabricating an electronic circuit device |
US5869904A (en) * | 1997-04-28 | 1999-02-09 | Nec Corporation | Semiconductor device having a projecting electrode |
US5874780A (en) * | 1995-07-27 | 1999-02-23 | Nec Corporation | Method of mounting a semiconductor device to a substrate and a mounted structure |
US5892289A (en) * | 1996-04-22 | 1999-04-06 | Nec Corporation | Bare chip mounting structure and manufacturing method therefor |
US5931371A (en) * | 1997-01-16 | 1999-08-03 | Ford Motor Company | Standoff controlled interconnection |
US5953814A (en) * | 1998-02-27 | 1999-09-21 | Delco Electronics Corp. | Process for producing flip chip circuit board assembly exhibiting enhanced reliability |
US5959362A (en) * | 1996-06-13 | 1999-09-28 | Nec Corporation | Device mounting a semiconductor element on a wiring substrate including an adhesive material having first and second adhesive components with different cure characteristics |
US5977633A (en) * | 1996-08-15 | 1999-11-02 | Nec Corporation | Semiconductor device with metal base substrate having hollows |
US6037192A (en) * | 1998-01-22 | 2000-03-14 | Nortel Networks Corporation | Process of assembling an integrated circuit and a terminal substrate using solder reflow and adhesive cure |
US6130476A (en) * | 1994-01-31 | 2000-10-10 | International Business Machines Corporation | Semiconductor chip package having chip-to-carrier mechanical/electrical connection formed via solid state diffusion |
US6153940A (en) * | 1994-11-17 | 2000-11-28 | Fraunhofer Gesellschaft Zur Foerderung Der Angewandten Forschung E.V. | Core metal soldering knob flip-chip technology |
US6173887B1 (en) * | 1999-06-24 | 2001-01-16 | International Business Machines Corporation | Method of making electrically conductive contacts on substrates |
US6214642B1 (en) * | 1997-11-21 | 2001-04-10 | Institute Of Materials Research And Engineering | Area array stud bump flip chip device and assembly process |
US6225144B1 (en) * | 1999-03-01 | 2001-05-01 | Motorola, Inc. | Method and machine for underfilling an assembly to form a semiconductor package |
US20010045637A1 (en) * | 1997-06-27 | 2001-11-29 | Donald Seton Farquhar | Method and apparatus for injection molded flip chip encapsulation |
US6326234B1 (en) * | 1996-11-15 | 2001-12-04 | Nec Corporation | Semiconductor device and method for manufacturing the same |
US6330967B1 (en) * | 1997-03-13 | 2001-12-18 | International Business Machines Corporation | Process to produce a high temperature interconnection |
US6337522B1 (en) * | 1997-07-10 | 2002-01-08 | International Business Machines Corporation | Structure employing electrically conductive adhesives |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3464826B2 (en) * | 1994-07-21 | 2003-11-10 | 株式会社東芝 | Semiconductor device |
US5620560A (en) | 1994-10-05 | 1997-04-15 | Tokyo Electron Limited | Method and apparatus for heat-treating substrate |
JPH09213702A (en) * | 1996-01-31 | 1997-08-15 | Sony Corp | Semiconductor device and method for mounting the same |
JPH09246423A (en) * | 1996-03-13 | 1997-09-19 | Hitachi Ltd | Semiconductor device |
JP3604248B2 (en) * | 1997-02-25 | 2004-12-22 | 沖電気工業株式会社 | Method for manufacturing semiconductor device |
US5953623A (en) * | 1997-04-10 | 1999-09-14 | International Business Machines Corporation | Ball limiting metal mask and tin enrichment of high melting point solder for low temperature interconnection |
US6365438B1 (en) * | 1997-05-09 | 2002-04-02 | Citizen Watch Co., Ltd. | Process for manufacturing semiconductor package and circuit board assembly |
DE1025587T1 (en) * | 1997-07-21 | 2001-02-08 | Aguila Technologies Inc | SEMICONDUCTOR FLIPCHIP PACK AND PRODUCTION METHOD THEREFOR |
JP3326382B2 (en) * | 1998-03-26 | 2002-09-24 | 松下電器産業株式会社 | Method for manufacturing semiconductor device |
JPH11307585A (en) * | 1998-04-22 | 1999-11-05 | Sony Corp | Semiconductor device |
JP4016557B2 (en) * | 1999-05-19 | 2007-12-05 | 株式会社デンソー | Electronic component mounting structure and mounting method |
JP3309832B2 (en) * | 1999-07-02 | 2002-07-29 | 日本電気株式会社 | Connection structure and connection method for electronic components |
US6251705B1 (en) * | 1999-10-22 | 2001-06-26 | Agere Systems Inc. | Low profile integrated circuit packages |
-
2001
- 2001-03-09 US US09/802,375 patent/US20020014702A1/en not_active Abandoned
- 2001-03-09 JP JP2001566605A patent/JP4958363B2/en not_active Expired - Lifetime
- 2001-03-09 KR KR1020027011838A patent/KR100865424B1/en active IP Right Grant
- 2001-03-09 EP EP01916518A patent/EP1264520A4/en not_active Ceased
- 2001-03-09 WO PCT/US2001/007579 patent/WO2001069989A1/en active Application Filing
- 2001-05-22 TW TW090105527A patent/TW484215B/en not_active IP Right Cessation
-
2006
- 2006-06-01 US US11/444,894 patent/US20060255474A1/en not_active Abandoned
-
2009
- 2009-05-26 US US12/472,083 patent/US8119450B2/en not_active Expired - Fee Related
-
2011
- 2011-09-26 US US13/245,181 patent/US20120217635A9/en not_active Abandoned
- 2011-10-07 US US13/268,048 patent/US9312150B2/en not_active Expired - Fee Related
Patent Citations (32)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4208005A (en) * | 1978-02-08 | 1980-06-17 | Hitachi, Ltd. | Method for mounting parts on circuit boards |
US4875617A (en) * | 1987-01-20 | 1989-10-24 | Citowsky Elya L | Gold-tin eutectic lead bonding method and structure |
US5250469A (en) * | 1990-05-24 | 1993-10-05 | Nippon Mektron, Ltd. | IC mounting circuit substrate and process for mounting the IC |
US5421507A (en) * | 1990-06-11 | 1995-06-06 | International Business Machines Corporation | Au-Sn transient liquid bonding in high performance laminates |
US5428996A (en) * | 1990-12-24 | 1995-07-04 | Litton Systems, Inc. | Hinge assembly for integrated accelerometer |
US5865365A (en) * | 1991-02-19 | 1999-02-02 | Hitachi, Ltd. | Method of fabricating an electronic circuit device |
US5210938A (en) * | 1991-08-05 | 1993-05-18 | Rohm Co., Ltd. | Method of assembling an electronic part device |
US5346857A (en) * | 1992-09-28 | 1994-09-13 | Motorola, Inc. | Method for forming a flip-chip bond from a gold-tin eutectic |
US5386624A (en) * | 1993-07-06 | 1995-02-07 | Motorola, Inc. | Method for underencapsulating components on circuit supporting substrates |
US5508561A (en) * | 1993-11-15 | 1996-04-16 | Nec Corporation | Apparatus for forming a double-bump structure used for flip-chip mounting |
US6162660A (en) * | 1994-01-31 | 2000-12-19 | International Business Machines Corporation | Method for joining a semiconductor chip to a chip carrier substrate and resulting chip package |
US6130476A (en) * | 1994-01-31 | 2000-10-10 | International Business Machines Corporation | Semiconductor chip package having chip-to-carrier mechanical/electrical connection formed via solid state diffusion |
US6153940A (en) * | 1994-11-17 | 2000-11-28 | Fraunhofer Gesellschaft Zur Foerderung Der Angewandten Forschung E.V. | Core metal soldering knob flip-chip technology |
US5713508A (en) * | 1994-12-30 | 1998-02-03 | International Business Machines Corporation | Stabilization of conductive adhesive by metallurgical bonding |
US5801350A (en) * | 1995-03-23 | 1998-09-01 | Hitachi, Ltd. | Surface reformation method of high polymer material |
US5829126A (en) * | 1995-04-28 | 1998-11-03 | Matsushita Electric Industrial Co., Ltd. | Method of manufacturing probe card |
US5874780A (en) * | 1995-07-27 | 1999-02-23 | Nec Corporation | Method of mounting a semiconductor device to a substrate and a mounted structure |
US5717477A (en) * | 1995-07-28 | 1998-02-10 | Optrex Europe Gmbh | Support bearing electric conductors having an electronic component with contact warts coated with graphite contacting the conductors and method of contacting |
US5892289A (en) * | 1996-04-22 | 1999-04-06 | Nec Corporation | Bare chip mounting structure and manufacturing method therefor |
US5959362A (en) * | 1996-06-13 | 1999-09-28 | Nec Corporation | Device mounting a semiconductor element on a wiring substrate including an adhesive material having first and second adhesive components with different cure characteristics |
US5977633A (en) * | 1996-08-15 | 1999-11-02 | Nec Corporation | Semiconductor device with metal base substrate having hollows |
US6326234B1 (en) * | 1996-11-15 | 2001-12-04 | Nec Corporation | Semiconductor device and method for manufacturing the same |
US5931371A (en) * | 1997-01-16 | 1999-08-03 | Ford Motor Company | Standoff controlled interconnection |
US6330967B1 (en) * | 1997-03-13 | 2001-12-18 | International Business Machines Corporation | Process to produce a high temperature interconnection |
US5869904A (en) * | 1997-04-28 | 1999-02-09 | Nec Corporation | Semiconductor device having a projecting electrode |
US20010045637A1 (en) * | 1997-06-27 | 2001-11-29 | Donald Seton Farquhar | Method and apparatus for injection molded flip chip encapsulation |
US6337522B1 (en) * | 1997-07-10 | 2002-01-08 | International Business Machines Corporation | Structure employing electrically conductive adhesives |
US6214642B1 (en) * | 1997-11-21 | 2001-04-10 | Institute Of Materials Research And Engineering | Area array stud bump flip chip device and assembly process |
US6037192A (en) * | 1998-01-22 | 2000-03-14 | Nortel Networks Corporation | Process of assembling an integrated circuit and a terminal substrate using solder reflow and adhesive cure |
US5953814A (en) * | 1998-02-27 | 1999-09-21 | Delco Electronics Corp. | Process for producing flip chip circuit board assembly exhibiting enhanced reliability |
US6225144B1 (en) * | 1999-03-01 | 2001-05-01 | Motorola, Inc. | Method and machine for underfilling an assembly to form a semiconductor package |
US6173887B1 (en) * | 1999-06-24 | 2001-01-16 | International Business Machines Corporation | Method of making electrically conductive contacts on substrates |
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050205992A1 (en) * | 2004-03-18 | 2005-09-22 | Tsuyoshi Yoda | Method of manufacturing substrate joint body, substrate joint body and electrooptical device |
US7521797B2 (en) * | 2004-03-18 | 2009-04-21 | Seiko Epson Corporation | Method of manufacturing substrate joint body, substrate joint body and electrooptical device |
US20070122940A1 (en) * | 2005-11-30 | 2007-05-31 | Viswanadam Gautham | Method for packaging a semiconductor device |
US7344917B2 (en) * | 2005-11-30 | 2008-03-18 | Freescale Semiconductor, Inc. | Method for packaging a semiconductor device |
US20110074014A1 (en) * | 2009-09-25 | 2011-03-31 | Stats Chippac, Ltd. | Semiconductor Device and Method of Forming Adhesive Material to Secure Semiconductor Die to Carrier in WLCSP |
US8883559B2 (en) | 2009-09-25 | 2014-11-11 | Stats Chippac, Ltd. | Semiconductor device and method of forming adhesive material to secure semiconductor die to carrier in WLCSP |
US9418878B2 (en) | 2009-09-25 | 2016-08-16 | STATS ChipPAC Pte. Ltd. | Semiconductor device and method of forming adhesive material to secure semiconductor die to carrier in WLCSP |
WO2018031457A1 (en) * | 2016-08-08 | 2018-02-15 | Invensas Corporation | Warpage balancing in thin packages |
US9972582B2 (en) | 2016-08-08 | 2018-05-15 | Invensas Corporation | Warpage balancing in thin packages |
US10483217B2 (en) | 2016-08-08 | 2019-11-19 | Invensas Corporation | Warpage balancing in thin packages |
Also Published As
Publication number | Publication date |
---|---|
US20120049357A1 (en) | 2012-03-01 |
US9312150B2 (en) | 2016-04-12 |
WO2001069989A1 (en) | 2001-09-20 |
US20120013005A1 (en) | 2012-01-19 |
US20020014702A1 (en) | 2002-02-07 |
EP1264520A1 (en) | 2002-12-11 |
US8119450B2 (en) | 2012-02-21 |
JP4958363B2 (en) | 2012-06-20 |
US20130113093A9 (en) | 2013-05-09 |
EP1264520A4 (en) | 2007-02-28 |
KR20020089388A (en) | 2002-11-29 |
US20120217635A9 (en) | 2012-08-30 |
TW484215B (en) | 2002-04-21 |
KR100865424B1 (en) | 2008-10-24 |
JP2003533870A (en) | 2003-11-11 |
US20090227072A1 (en) | 2009-09-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8119450B2 (en) | Interconnecting a chip and a substrate by bonding pure metal bumps and pure metal spots | |
US7713782B2 (en) | Fusible I/O interconnection systems and methods for flip-chip packaging involving substrate-mounted stud-bumps | |
US7642135B2 (en) | Thermal mechanical flip chip die bonding | |
US6214642B1 (en) | Area array stud bump flip chip device and assembly process | |
US6368896B2 (en) | Method of wafer level chip scale packaging | |
US7880315B2 (en) | Methods for bonding and micro-electronic devices produced according to such methods | |
US20050156297A1 (en) | Semiconductor package including flex circuit, interconnects and dense array external contacts | |
US11810892B2 (en) | Method of direct bonding semiconductor components | |
US7432130B2 (en) | Method of packaging semiconductor die without lead frame or substrate | |
JPH07142488A (en) | Bump structure, formation thereof and flip-chip mounting structure | |
US6489180B1 (en) | Flip-chip packaging process utilizing no-flow underfill technique | |
JPH0350736A (en) | Manufacture of bump of semiconductor chip | |
CN101800181A (en) | Manufacture method of flip chip encapsulation structure | |
JPH09293748A (en) | Semiconductor device | |
Park et al. | Study of non-solder, low cost and high performance flip chip QFN package using ultra thin Pd PPF |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |