US20060134854A1 - Capacitor of semiconductor device and method for forming the same - Google Patents
Capacitor of semiconductor device and method for forming the same Download PDFInfo
- Publication number
- US20060134854A1 US20060134854A1 US11/068,683 US6868305A US2006134854A1 US 20060134854 A1 US20060134854 A1 US 20060134854A1 US 6868305 A US6868305 A US 6868305A US 2006134854 A1 US2006134854 A1 US 2006134854A1
- Authority
- US
- United States
- Prior art keywords
- film
- oxide film
- ald
- storage electrodes
- storage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 50
- 239000003990 capacitor Substances 0.000 title claims abstract description 31
- 239000004065 semiconductor Substances 0.000 title claims abstract description 14
- 238000003860 storage Methods 0.000 claims abstract description 95
- 150000004767 nitrides Chemical class 0.000 claims abstract description 27
- 239000000758 substrate Substances 0.000 claims abstract description 19
- 238000005530 etching Methods 0.000 claims abstract description 10
- 230000008569 process Effects 0.000 claims description 26
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 claims description 24
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 18
- 229910052681 coesite Inorganic materials 0.000 claims description 9
- 229910052906 cristobalite Inorganic materials 0.000 claims description 9
- 239000000377 silicon dioxide Substances 0.000 claims description 9
- 229910052682 stishovite Inorganic materials 0.000 claims description 9
- 229910052905 tridymite Inorganic materials 0.000 claims description 9
- 238000000151 deposition Methods 0.000 claims description 8
- 239000011229 interlayer Substances 0.000 claims description 7
- JUJWROOIHBZHMG-UHFFFAOYSA-N Pyridine Chemical compound C1=CC=NC=C1 JUJWROOIHBZHMG-UHFFFAOYSA-N 0.000 claims description 6
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 claims description 6
- 238000001039 wet etching Methods 0.000 claims description 4
- 229910007245 Si2Cl6 Inorganic materials 0.000 claims description 3
- 229910003074 TiCl4 Inorganic materials 0.000 claims description 3
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 claims description 3
- 238000006555 catalytic reaction Methods 0.000 claims description 3
- 229910052593 corundum Inorganic materials 0.000 claims description 3
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(IV) oxide Inorganic materials O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 claims description 3
- 238000004518 low pressure chemical vapour deposition Methods 0.000 claims description 3
- 239000000463 material Substances 0.000 claims description 3
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 claims description 3
- UMJSCPRVCHMLSP-UHFFFAOYSA-N pyridine Natural products COC1=CC=CN=C1 UMJSCPRVCHMLSP-UHFFFAOYSA-N 0.000 claims description 3
- PBCFLUZVCVVTBY-UHFFFAOYSA-N tantalum pentoxide Inorganic materials O=[Ta](=O)O[Ta](=O)=O PBCFLUZVCVVTBY-UHFFFAOYSA-N 0.000 claims description 3
- XJDNKRIXUMDJCW-UHFFFAOYSA-J titanium tetrachloride Chemical compound Cl[Ti](Cl)(Cl)Cl XJDNKRIXUMDJCW-UHFFFAOYSA-J 0.000 claims description 3
- LXEXBJXDGVGRAR-UHFFFAOYSA-N trichloro(trichlorosilyl)silane Chemical compound Cl[Si](Cl)(Cl)[Si](Cl)(Cl)Cl LXEXBJXDGVGRAR-UHFFFAOYSA-N 0.000 claims description 3
- 229910001845 yogo sapphire Inorganic materials 0.000 claims description 3
- 238000009413 insulation Methods 0.000 abstract description 13
- 238000000231 atomic layer deposition Methods 0.000 description 26
- 238000004519 manufacturing process Methods 0.000 description 4
- 230000009467 reduction Effects 0.000 description 3
- 210000004027 cell Anatomy 0.000 description 2
- 230000003247 decreasing effect Effects 0.000 description 2
- 239000007772 electrode material Substances 0.000 description 2
- 210000000352 storage cell Anatomy 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 2
- 229910052721 tungsten Inorganic materials 0.000 description 2
- 239000010937 tungsten Substances 0.000 description 2
- 238000007792 addition Methods 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 238000001000 micrograph Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000005457 optimization Methods 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 230000002265 prevention Effects 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/60—Electrodes
- H01L28/82—Electrodes with an enlarged surface, e.g. formed by texturisation
- H01L28/90—Electrodes with an enlarged surface, e.g. formed by texturisation having vertical extensions
- H01L28/91—Electrodes with an enlarged surface, e.g. formed by texturisation having vertical extensions made by depositing layers, e.g. by depositing alternating conductive and insulating layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/0805—Capacitors only
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
- H10B12/03—Making the capacitor or connections thereto
- H10B12/033—Making the capacitor or connections thereto the capacitor extending over the transistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0207—Geometrical layout of the components, e.g. computer aided design; custom LSI, semi-custom LSI, standard cell technique
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/31—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor
- H10B12/315—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor with the capacitor higher than a bit line
Definitions
- the present invention relates to a capacitor of a semiconductor device, and more particularly, to a capacitor capable of preventing a bridge from being produced between adjacent storage electrodes, and a method for forming the capacitor.
- the capacitor is a structure in which a dielectric film is interposed between a storage electrode and a plate electrode.
- the capacitance of the capacitor is in proportion to a surface area of electrodes and a dielectric constant of a dielectric substance, but is in inverse proportion to an interval between electrodes.
- a cylinder-type capacitor is in the spotlight as a structure to maximize the surface area of the electrode at present.
- the reason is because the cylinder-type capacitor may use an inner surface area and an outer surface area as the surface area of the electrode.
- the cylinder-type capacitor can obtain large capacitance in the same width, as compared with an existing concave-type capacitor. Also, a process of forming the cylinder-type capacitor is more easily performed.
- a mold oxide film between electrodes is removed by wet etching (so-called ‘dip-out’ etching).
- the height of the storage electrode is increased and the interval between the adjacent storage electrodes is shortened, according to reduction of a design rule.
- a bridge is produced between the storage electrodes by the results of dip-out process.
- FIG. 1 shows the state in which a bridge is produced between storage electrodes after performing a dip-out process, in the case of forming a conventional TiN storage electrode in 100 nm design rule. It would be understood from FIG. 1 that a lot of bridges were produced between the TiN storage electrodes. It is expected that the bridge is more excessively produced between the adjacent storage electrodes in 70 nm design rule.
- an object of the present invention is to provide a capacitor capable of preventing a bridge from being produced between adjacent storage electrodes as design rule is reduced, and a method for forming the capacitor.
- Another object of the present invention is to provide a capacitor capable of embodying a highly integrated memory device by preventing a bridge from being produced between adjacent storage electrodes as design rule is reduced, and a method for forming the capacitor.
- a capacitor for use in a semiconductor device comprising: a semiconductor substrate with a lower structure containing a plurality of storage node contacts formed thereon; a plurality of cylinder-type storage electrodes each contacted with the respective storage node contact on the substrate and arrayed in a zigzag pattern; a support network enclosing the respective storage electrodes and interconnected to each other, in which an interval between the storage electrodes is constantly maintained; and a dielectric film and a plate electrode formed in turn on the respective storage electrodes.
- the support network is made of a nitride film.
- a method for forming a capacitor for use in a semiconductor device comprising the steps of: providing a semiconductor substrate with a lower structure containing a plurality of storage node contacts formed thereon; depositing a nitride film for stopping etching, a first mold oxide film, an insulating film for supporting electrodes, and a second mold oxide film on the substrate in turn; etching the second mold oxide film, the insulation film, the first mold oxide film, and the nitride film to expose the respective storage node contacts and thereby to form a plurality of contact holes arrayed in a zigzag pattern for storage electrodes; forming an storage electrode on a surface of the respective contact holes for storage electrode; removing the second mold oxide film; depositing a sacrificial oxide film by burying the contact holes for storage electrodes in a thickness such that an outer portion of the storage electrodes having a relatively short interval is completely buried while an outer portion the storage electrodes having a relatively long interval
- the first mold oxide film includes a PSG film and a PE-TEOS film, and is deposited in a thickness of 9000 to 11000 ⁇ .
- the insulation film for supporting electrodes is a nitride film, and is deposited in a thickness of 100 to 500 ⁇ through LPCVD or PECVD.
- the second mold oxide film includes a PSG film and a PE-TEOS film, and is deposited in a thickness thicker than that of the insulation film for supporting electrodes, preferably 1900 to 2100 ⁇ .
- the storage electrode is made of any one selected from a group consisting of a CVD TiN film, a CVD Ru film, an ALD TiN film, an ALD Ru film, an ALD Pt film, and an ALD Ir film.
- the storage electrode is made of CVD TiN film having a thickness 200 to 400 ⁇ .
- the TiN film is deposited at a temperature of 400 to 700° C. through a CVD process utilizing TiCl 4 as a source gas and NH 3 gas as a reactive gas.
- the sacrificial oxide film is made of an ALD SiO 2 film.
- the dielectric film includes a CVD Ta 2 O 5 film, an ALD Al 2 O 3 film, an ALD TiO 2 film, an ALD HfO 2 film, and an interlayer film thereof.
- the plate electrode includes a CVD TiN film, an ALD TiN film, an ALD Ru film, an ALD Pt film, and an ALD Ir film.
- FIG. 1 is a microphotograph showing the state in which a bridge is produced between storage electrodes after performing a dip-out process, in the case of forming a conventional TiN storage electrode in 100 nm design rule;
- FIGS. 2A through 2D are plan views depicting a process of forming a capacitor in a semiconductor device according to an embodiment of the present invention.
- FIGS. 3A through 3D are cross-sectional views taken along lines A-A′ and B-B′ in FIGS. 2A through 2D .
- the present invention forms a support network enclosing cylinder-type storage electrodes and interconnected to each other, which can prevent a bridge from being produced between the storage electrodes during a dip-out process.
- the present invention includes forming a mold oxide film as a layered structure of a first oxide film and a second oxide film on a substrate, forming an insulation film, e.g., a nitride film, between the first and second oxide films, etching the second oxide film, the nitride film and the first oxide film to define a position to form a storage electrode, forming storage electrodes of TiN, and etching the nitride film to form a nitride film network enclosing outer surfaces of the storage electrodes and interconnected to each other. Then, the substrate with the nitride film network formed thereon is subjected to a dip-out process to remove a mold oxide film. In this case, since an interval between the storage electrodes is constantly maintained by the nitride film network, a bridge is not produced between the adjacent storage electrodes during the dip-out process.
- an insulation film e.g., a nitride film
- the present invention can prevent the production of the bridge between the adjacent storage electrodes, which can embody a highly integrated memory device.
- FIGS. 2A through 3D depicting each steps of forming the capacitor.
- a lower structure (not shown) containing a bit line is formed on a substrate 20 , and an interlayer insulation film 21 is formed on the entire surface of the lower structure to cover the lower structure.
- the interlayer insulation film 21 is etched to form contact holes, and a conductive film, e.g., tungsten, is buried in the contact holes to form a storage node contact 22 .
- a USG film is utilized as the interlayer insulation film 21 , and is deposited in a thickness of 1000 to 3000 ⁇ .
- the storage node contact 22 is provided by depositing a Ti film in a thickness of about 50 ⁇ and a TiN film in a thickness of about 100 ⁇ , respectively, through a CVD process, depositing a tungsten film in a thickness of 1000 to 2000 ⁇ , and then implementing chemical mechanical polishing (CMP) on the films. At that time, the CMP process may be replaced by an etch-back process.
- CMP chemical mechanical polishing
- a first nitride film 23 is deposited on the interlayer insulation film 21 containing the storage node contacts 22 .
- a mold oxide film 24 , a second nitride film 25 for supporting an electrode, and a second mold oxide film 26 are in turn deposited on the first nitride film 23 .
- a PSG film is utilized as the first mold oxide film 24 , and is deposited in a thickness of 9000 to 11000 ⁇ , preferably 10000 ⁇ .
- the second nitride film 25 is deposited in a thickness of 100 to 500 ⁇ through LPCVD or PECVD.
- a PSG film is utilized as the second mold oxide film 26 , and is deposited in a thickness thicker than that of the second nitride film 25 , for example, 1900 to 2100 ⁇ , preferably 2000 ⁇ .
- the PSG film may be replaced by a PE-TEOS film.
- the second mold oxide film 26 , the second nitride film 25 , and the first mold oxide film 24 are etched to form contact holes 27 for storage electrodes which expose the respective storage node contacts 22 .
- the contact holes 27 are arrayed in a zigzag pattern, as shown in the accompanying drawings. At that time, in the drawings, an interval between adjacent contact holes along a line A-A′ is wider than that between adjacent contact holes along a line B-B′.
- a metal film e.g., TiN film
- the TiN film is deposited in a thickness of 200 to 400 ⁇ at a temperature of 400 to 700° C. through a CVD process utilizing TiCl 4 as a source gas and NH 3 gas as a reactive gas.
- the storage electrode material may include a Ru film formed through a CVD process, and a TiN film (referred to as “ALD TiN film”), an ALD Ru film, an ALD Pt film and an ALD Ir film, formed through an atomic layer deposition (LLD) process.
- An insulation film (not shown), such as photosensitive film and oxide film, is formed on the TiN film to bury the contact holes 27 for storage electrodes. After the insulation film is subjected to a CMP or etch-back process until the second mold oxide film 26 is exposed, the insulation film is removed to form a storage electrode 28 in the respective contact holes 27 , the storage electrode being connected with the storage node contact 22 and separated from other storage electrode.
- the second mold oxide film is removed by use of an oxide film etchant such as BOE and HF.
- a sacrificial oxide film 29 is deposited on the substrate in a thickness sufficient for covering the storage electrode 28 .
- a SiO 2 film (referred to as “ALD SiO 2 film”) is deposited by use of an ALD process.
- Si 2 Cl 6 is utilized as a source gas
- H 2 O steam is utilized as a reactive gas
- pyridine is utilized as a catalysis material.
- the substrate is maintained in a temperature of about 100° C.
- the sacrificial oxide film 29 of ALD SiO 2 is deposited in a minimum thickness sufficient for burying the contact holes 27 for storage electrodes in such a way that it is deposited in a thickness sufficiently for completely burying an outer portion in a direction of line A-A′, while it is deposited in a thickness sufficiently for not completely burying an outer portion in a direction of line B-B′.
- the substrate is subjected to the etch-back process.
- the second nitride film is not etched back, since the sacrificial oxide film 29 serves as a barrier.
- the second nitride film is etched back, as well as the sacrificial oxide film 29 .
- a support network enclosing outer surfaces of the storage electrodes 28 and interconnected to each other, i.e., nitride film network 25 a.
- the substrate is subjected to wet etching using an oxide film etchant such as BOE and HF, i.e., a dip-out process, which removes the sacrificial oxide film and the first mold oxide film to form a cylinder-type storage electrode 28 a .
- a dip-out process which removes the sacrificial oxide film and the first mold oxide film to form a cylinder-type storage electrode 28 a .
- the dip-out process is performed during a time required to completely remove the sacrificial oxide film and the first mold oxide film which are remained on the substrate.
- a bridge is produced between adjacent storage electrodes during a dip-out process.
- the storage electrodes are maintained in a constant interval by the nitride film network 25 a , thereby preventing the bridge from being produced between the adjacent cylinder-type storage electrodes 28 a.
- a dielectric film and a plate electrode are in turn deposited on the cylinder-type storage electrodes 28 a which are maintained in a constant interval, thereby completely forming a capacitor according to the present invention.
- the dielectric film includes a CVD Ta 2 O 5 film, an ALD Al 2 O 3 film, an ALD TiO 2 film, an ALD HfO 2 film, and an interlayer film thereof.
- the plate electrode includes a CVD TiN film, an ALD TiN film, an ALD Ru film, an ALD Pt film, and an ALD Ir film.
- the dip-out process is implemented in the state where the support network encloses the outer surfaces of the storage electrodes and interconnected to each other, thereby maintaining the interval between the storage electrodes in a constant level thereby to prevent production of the bridge between the adjacent storage electrodes.
- the present invention can prevent the production of the bridge between the adjacent storage electrodes, which can secure reliability of the memory device and embody a highly integrated memory device.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Semiconductor Memories (AREA)
Abstract
Description
- 1. Field of the Invention
- The present invention relates to a capacitor of a semiconductor device, and more particularly, to a capacitor capable of preventing a bridge from being produced between adjacent storage electrodes, and a method for forming the capacitor.
- 2. Description of the Prior Art
- According to rapid increase in demand of semiconductor memory devices, various techniques have been proposed to form a capacitor having high capacitance. The capacitor is a structure in which a dielectric film is interposed between a storage electrode and a plate electrode. The capacitance of the capacitor is in proportion to a surface area of electrodes and a dielectric constant of a dielectric substance, but is in inverse proportion to an interval between electrodes.
- Accordingly, in order to increase the capacitance of the capacitor, use of a dielectric film having a high dielectric constant and enlarged surface area of the electrode are demanded, and a shortened distance between the electrodes is also demanded. Since it is limited to shorten the distance between the electrodes (i.e., a thickness of the dielectric film), studies in forming the high-capacitance capacitor are mainly focused on a method of utilizing a dielectric film having a high dielectric constant or enlarging a surface area of an electrode. In particular, various methods of maximizing a surface area of the electrode have been going on in terms of structure.
- A cylinder-type capacitor is in the spotlight as a structure to maximize the surface area of the electrode at present. The reason is because the cylinder-type capacitor may use an inner surface area and an outer surface area as the surface area of the electrode. As a result, the cylinder-type capacitor can obtain large capacitance in the same width, as compared with an existing concave-type capacitor. Also, a process of forming the cylinder-type capacitor is more easily performed.
- According to a conventional method for forming the cylinder-type storage electrode, after a concave-type storage electrode is formed, a mold oxide film between electrodes is removed by wet etching (so-called ‘dip-out’ etching).
- In spite of a reduced area of a cell, storage cell capacitance required for operation of a memory device should be maintained above 25 fF/cell for soft error prevention and refresh time constraint. Accordingly, in the cylinder-type capacitor, a height of the storage electrode is continuously increased to secure higher storage cell capacitance in the same surface area.
- When forming the cylinder-type capacitor, the height of the storage electrode is increased and the interval between the adjacent storage electrodes is shortened, according to reduction of a design rule. In spite of optimization of the dip-out process, a bridge is produced between the storage electrodes by the results of dip-out process.
-
FIG. 1 shows the state in which a bridge is produced between storage electrodes after performing a dip-out process, in the case of forming a conventional TiN storage electrode in 100 nm design rule. It would be understood fromFIG. 1 that a lot of bridges were produced between the TiN storage electrodes. It is expected that the bridge is more excessively produced between the adjacent storage electrodes in 70 nm design rule. - Finally, in order to properly cope with the reduction of the design rule at forming cylinder-type capacitor, it is very important to prevent the production of the bridge between the adjacent storage electrodes during the dip-out process.
- Accordingly, the present invention has been made to solve the above-mentioned problems occurring in the prior art, and an object of the present invention is to provide a capacitor capable of preventing a bridge from being produced between adjacent storage electrodes as design rule is reduced, and a method for forming the capacitor.
- Another object of the present invention is to provide a capacitor capable of embodying a highly integrated memory device by preventing a bridge from being produced between adjacent storage electrodes as design rule is reduced, and a method for forming the capacitor.
- In order to accomplish this object, there is provided a capacitor for use in a semiconductor device, comprising: a semiconductor substrate with a lower structure containing a plurality of storage node contacts formed thereon; a plurality of cylinder-type storage electrodes each contacted with the respective storage node contact on the substrate and arrayed in a zigzag pattern; a support network enclosing the respective storage electrodes and interconnected to each other, in which an interval between the storage electrodes is constantly maintained; and a dielectric film and a plate electrode formed in turn on the respective storage electrodes.
- Preferably, the support network is made of a nitride film.
- According to another aspect of the present invention, there is provided a method for forming a capacitor for use in a semiconductor device, comprising the steps of: providing a semiconductor substrate with a lower structure containing a plurality of storage node contacts formed thereon; depositing a nitride film for stopping etching, a first mold oxide film, an insulating film for supporting electrodes, and a second mold oxide film on the substrate in turn; etching the second mold oxide film, the insulation film, the first mold oxide film, and the nitride film to expose the respective storage node contacts and thereby to form a plurality of contact holes arrayed in a zigzag pattern for storage electrodes; forming an storage electrode on a surface of the respective contact holes for storage electrode; removing the second mold oxide film; depositing a sacrificial oxide film by burying the contact holes for storage electrodes in a thickness such that an outer portion of the storage electrodes having a relatively short interval is completely buried while an outer portion the storage electrodes having a relatively long interval is not completely buried; etching back the sacrificial oxide film and the insulation film to form a support network enclosing the respective storage electrodes and interconnected to each other; removing the sacrificial oxide film and the first mold oxide film, which are remained on the substrate, through wet etching; and forming a dielectric film and a plate electrode in turn on cylinder-type storage electrodes of which an interval is constantly maintained by the support network.
- Preferably, the first mold oxide film includes a PSG film and a PE-TEOS film, and is deposited in a thickness of 9000 to 11000 Å.
- Preferably, the insulation film for supporting electrodes is a nitride film, and is deposited in a thickness of 100 to 500 Å through LPCVD or PECVD.
- The second mold oxide film includes a PSG film and a PE-TEOS film, and is deposited in a thickness thicker than that of the insulation film for supporting electrodes, preferably 1900 to 2100 Å.
- Preferably, the storage electrode is made of any one selected from a group consisting of a CVD TiN film, a CVD Ru film, an ALD TiN film, an ALD Ru film, an ALD Pt film, and an ALD Ir film. The storage electrode is made of CVD TiN film having a thickness 200 to 400 Å. Preferably, the TiN film is deposited at a temperature of 400 to 700° C. through a CVD process utilizing TiCl4 as a source gas and NH3 gas as a reactive gas.
- Preferably, the sacrificial oxide film is made of an ALD SiO2 film. The ALD SiO2 film deposited in which Si2Cl6 is utilized as a source gas, H2O steam is utilized as a reactive gas, and pyridine is utilized as a catalysis material.
- Preferably, the dielectric film includes a CVD Ta2O5 film, an ALD Al2O3 film, an ALD TiO2 film, an ALD HfO2 film, and an interlayer film thereof.
- Preferably, the plate electrode includes a CVD TiN film, an ALD TiN film, an ALD Ru film, an ALD Pt film, and an ALD Ir film.
- The above and other objects, features and advantages of the present invention will be more apparent from the following detailed description taken in conjunction with the accompanying drawings, in which:
-
FIG. 1 is a microphotograph showing the state in which a bridge is produced between storage electrodes after performing a dip-out process, in the case of forming a conventional TiN storage electrode in 100 nm design rule; -
FIGS. 2A through 2D are plan views depicting a process of forming a capacitor in a semiconductor device according to an embodiment of the present invention; and -
FIGS. 3A through 3D are cross-sectional views taken along lines A-A′ and B-B′ inFIGS. 2A through 2D . - Hereinafter, a preferred embodiment of the present invention will be described with reference to the accompanying drawings. In the following description and drawings, the same reference numerals are used to designate the same or similar components, and so repetition of the description on the same or similar components will be omitted.
- Firstly explaining a technical feature of the present invention, the present invention forms a support network enclosing cylinder-type storage electrodes and interconnected to each other, which can prevent a bridge from being produced between the storage electrodes during a dip-out process.
- More specifically, the present invention includes forming a mold oxide film as a layered structure of a first oxide film and a second oxide film on a substrate, forming an insulation film, e.g., a nitride film, between the first and second oxide films, etching the second oxide film, the nitride film and the first oxide film to define a position to form a storage electrode, forming storage electrodes of TiN, and etching the nitride film to form a nitride film network enclosing outer surfaces of the storage electrodes and interconnected to each other. Then, the substrate with the nitride film network formed thereon is subjected to a dip-out process to remove a mold oxide film. In this case, since an interval between the storage electrodes is constantly maintained by the nitride film network, a bridge is not produced between the adjacent storage electrodes during the dip-out process.
- Accordingly, in the tendency to gradually increase a height of the electrode as design rule is decreased, the present invention can prevent the production of the bridge between the adjacent storage electrodes, which can embody a highly integrated memory device.
- More specifically, a process of forming a capacitor in a semiconductor device according to the present invention will now be described with reference to
FIGS. 2A through 3D depicting each steps of forming the capacitor. - Referring to
FIGS. 2A and 3A , a lower structure (not shown) containing a bit line is formed on asubstrate 20, and aninterlayer insulation film 21 is formed on the entire surface of the lower structure to cover the lower structure. Theinterlayer insulation film 21 is etched to form contact holes, and a conductive film, e.g., tungsten, is buried in the contact holes to form a storage node contact 22. A USG film is utilized as theinterlayer insulation film 21, and is deposited in a thickness of 1000 to 3000 Å. The storage node contact 22 is provided by depositing a Ti film in a thickness of about 50 Å and a TiN film in a thickness of about 100 Å, respectively, through a CVD process, depositing a tungsten film in a thickness of 1000 to 2000 Å, and then implementing chemical mechanical polishing (CMP) on the films. At that time, the CMP process may be replaced by an etch-back process. - A
first nitride film 23 is deposited on theinterlayer insulation film 21 containing the storage node contacts 22. Amold oxide film 24, asecond nitride film 25 for supporting an electrode, and a secondmold oxide film 26 are in turn deposited on thefirst nitride film 23. A PSG film is utilized as the firstmold oxide film 24, and is deposited in a thickness of 9000 to 11000 Å, preferably 10000 Å. Thesecond nitride film 25 is deposited in a thickness of 100 to 500 Å through LPCVD or PECVD. A PSG film is utilized as the secondmold oxide film 26, and is deposited in a thickness thicker than that of thesecond nitride film 25, for example, 1900 to 2100 Å, preferably 2000 Å. As the first and secondmold oxide films - The second
mold oxide film 26, thesecond nitride film 25, and the firstmold oxide film 24 are etched to form contact holes 27 for storage electrodes which expose the respective storage node contacts 22. The contact holes 27 are arrayed in a zigzag pattern, as shown in the accompanying drawings. At that time, in the drawings, an interval between adjacent contact holes along a line A-A′ is wider than that between adjacent contact holes along a line B-B′. - A metal film, e.g., TiN film, is deposited on the second
mold oxide film 26 containing the contact holes 27 for the storage electrodes as storage electrode material. At that time, the TiN film is deposited in a thickness of 200 to 400 Å at a temperature of 400 to 700° C. through a CVD process utilizing TiCl4 as a source gas and NH3 gas as a reactive gas. The storage electrode material may include a Ru film formed through a CVD process, and a TiN film (referred to as “ALD TiN film”), an ALD Ru film, an ALD Pt film and an ALD Ir film, formed through an atomic layer deposition (LLD) process. - An insulation film (not shown), such as photosensitive film and oxide film, is formed on the TiN film to bury the contact holes 27 for storage electrodes. After the insulation film is subjected to a CMP or etch-back process until the second
mold oxide film 26 is exposed, the insulation film is removed to form astorage electrode 28 in the respective contact holes 27, the storage electrode being connected with the storage node contact 22 and separated from other storage electrode. - Referring to
FIGS. 2B and 3B , the second mold oxide film is removed by use of an oxide film etchant such as BOE and HF. Asacrificial oxide film 29 is deposited on the substrate in a thickness sufficient for covering thestorage electrode 28. As thesacrificial oxide film 29, a SiO2 film (referred to as “ALD SiO2 film”) is deposited by use of an ALD process. At that time, Si2Cl6 is utilized as a source gas, H2O steam is utilized as a reactive gas, and pyridine is utilized as a catalysis material. When depositing the ALD SiO2 film, the substrate is maintained in a temperature of about 100° C. - It is important for the
sacrificial oxide film 29 of ALD SiO2 to adjust a thickness of deposition thereof. Preferably, thesacrificial oxide film 29 of ALD SiO2 is deposited in a minimum thickness sufficient for burying the contact holes 27 for storage electrodes in such a way that it is deposited in a thickness sufficiently for completely burying an outer portion in a direction of line A-A′, while it is deposited in a thickness sufficiently for not completely burying an outer portion in a direction of line B-B′. - Referring to
FIGS. 2C and 3C , the substrate is subjected to the etch-back process. At that time, in outer spaces of the contact holes 27 for storage electrode in a direction of line A-A′ and in a direction perpendicular to the line A-A′, the second nitride film is not etched back, since thesacrificial oxide film 29 serves as a barrier. In outer spaces of the contact holes 27 for storage electrode in a direction of line B-B′, however, the second nitride film is etched back, as well as thesacrificial oxide film 29. As a result, provided is a support network enclosing outer surfaces of thestorage electrodes 28 and interconnected to each other, i.e., nitride film network 25 a. - Referring to
FIGS. 2D and 3D , the substrate is subjected to wet etching using an oxide film etchant such as BOE and HF, i.e., a dip-out process, which removes the sacrificial oxide film and the first mold oxide film to form a cylinder-type storage electrode 28 a. At that time, the dip-out process is performed during a time required to completely remove the sacrificial oxide film and the first mold oxide film which are remained on the substrate. - Since the height of a storage electrode is increased according to reduction of design rule in a conventional memory device, a bridge is produced between adjacent storage electrodes during a dip-out process. In the present invention, the storage electrodes are maintained in a constant interval by the nitride film network 25 a, thereby preventing the bridge from being produced between the adjacent cylinder-
type storage electrodes 28 a. - Although not shown in the accompanying drawings, a dielectric film and a plate electrode are in turn deposited on the cylinder-
type storage electrodes 28 a which are maintained in a constant interval, thereby completely forming a capacitor according to the present invention. - The dielectric film includes a CVD Ta2O5 film, an ALD Al2O3 film, an ALD TiO2 film, an ALD HfO2 film, and an interlayer film thereof. Also, the plate electrode includes a CVD TiN film, an ALD TiN film, an ALD Ru film, an ALD Pt film, and an ALD Ir film.
- With the above description, according to the present invention, the dip-out process is implemented in the state where the support network encloses the outer surfaces of the storage electrodes and interconnected to each other, thereby maintaining the interval between the storage electrodes in a constant level thereby to prevent production of the bridge between the adjacent storage electrodes.
- Therefore, in the tendency to gradually increase the height of the electrode as design rule is decreased, the present invention can prevent the production of the bridge between the adjacent storage electrodes, which can secure reliability of the memory device and embody a highly integrated memory device.
- Although a preferred embodiment of the present invention has been described for illustrative purposes, those skilled in the art will appreciate that various modifications, additions and substitutions are possible, without departing from the scope and spirit of the invention as disclosed in the accompanying claims.
Claims (17)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020040106830A KR100596795B1 (en) | 2004-12-16 | 2004-12-16 | Capacitor of semiconductor device and method for forming the same |
KR10-2004-0106830 | 2004-12-16 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20060134854A1 true US20060134854A1 (en) | 2006-06-22 |
US7074668B1 US7074668B1 (en) | 2006-07-11 |
Family
ID=36596485
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/068,683 Active US7074668B1 (en) | 2004-12-16 | 2005-02-28 | Capacitor of semiconductor device and method for forming the same |
Country Status (2)
Country | Link |
---|---|
US (1) | US7074668B1 (en) |
KR (1) | KR100596795B1 (en) |
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060046382A1 (en) * | 2004-08-26 | 2006-03-02 | Kuk-Han Yoon | Method of forming a capacitor for a semiconductor device |
US20070049010A1 (en) * | 2005-09-01 | 2007-03-01 | Burgess Byron N | Disposable pillars for contact formation |
US20080003741A1 (en) * | 2006-06-29 | 2008-01-03 | Hynix Semiconductor Inc. | Method for fabricating a cylindrical capacitor using amorphous carbon-based layer |
US20080242042A1 (en) * | 2007-03-29 | 2008-10-02 | Hynix Semiconductor Inc. | Method for fabricating a capacitor in a semiconductor device |
US20090004808A1 (en) * | 2007-06-27 | 2009-01-01 | Hynix Semiconductor Inc. | Method for fabricating semiconductor device |
US7921400B1 (en) | 2005-07-20 | 2011-04-05 | Integrated Device Technology, Inc. | Method for forming integrated circuit device using cell library with soft error resistant logic cells |
US20120038052A1 (en) * | 2010-08-10 | 2012-02-16 | Nanya Technology Corporation | Semiconductor device and fabricating method thereof |
US9184167B2 (en) * | 2012-08-21 | 2015-11-10 | Micron Technology, Inc. | Memory cell support lattice |
US20160322361A1 (en) * | 2015-04-30 | 2016-11-03 | Samsung Electronics Co., Ltd. | Semiconductor device having sub-cell blocks |
US10964475B2 (en) * | 2019-01-28 | 2021-03-30 | Micron Technology, Inc. | Formation of a capacitor using a sacrificial layer |
US10978553B2 (en) * | 2019-01-28 | 2021-04-13 | Micron Technology, Inc. | Formation of a capacitor using a hard mask |
US11011523B2 (en) * | 2019-01-28 | 2021-05-18 | Micron Technology, Inc. | Column formation using sacrificial material |
Families Citing this family (47)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100506944B1 (en) * | 2003-11-03 | 2005-08-05 | 삼성전자주식회사 | Plurality of capacitors employing holding layer patterns and a method of fabricating the same |
US7151040B2 (en) * | 2004-08-31 | 2006-12-19 | Micron Technology, Inc. | Methods for increasing photo alignment margins |
US7910288B2 (en) | 2004-09-01 | 2011-03-22 | Micron Technology, Inc. | Mask material conversion |
US7655387B2 (en) | 2004-09-02 | 2010-02-02 | Micron Technology, Inc. | Method to align mask patterns |
US7115525B2 (en) * | 2004-09-02 | 2006-10-03 | Micron Technology, Inc. | Method for integrated circuit fabrication using pitch multiplication |
US7390746B2 (en) | 2005-03-15 | 2008-06-24 | Micron Technology, Inc. | Multiple deposition for integration of spacers in pitch multiplication process |
US7253118B2 (en) | 2005-03-15 | 2007-08-07 | Micron Technology, Inc. | Pitch reduced patterns relative to photolithography features |
US7611944B2 (en) | 2005-03-28 | 2009-11-03 | Micron Technology, Inc. | Integrated circuit fabrication |
US7429536B2 (en) | 2005-05-23 | 2008-09-30 | Micron Technology, Inc. | Methods for forming arrays of small, closely spaced features |
US7560390B2 (en) * | 2005-06-02 | 2009-07-14 | Micron Technology, Inc. | Multiple spacer steps for pitch multiplication |
US7396781B2 (en) * | 2005-06-09 | 2008-07-08 | Micron Technology, Inc. | Method and apparatus for adjusting feature size and position |
US7413981B2 (en) * | 2005-07-29 | 2008-08-19 | Micron Technology, Inc. | Pitch doubled circuit layout |
US8123968B2 (en) * | 2005-08-25 | 2012-02-28 | Round Rock Research, Llc | Multiple deposition for integration of spacers in pitch multiplication process |
US7816262B2 (en) * | 2005-08-30 | 2010-10-19 | Micron Technology, Inc. | Method and algorithm for random half pitched interconnect layout with constant spacing |
US7829262B2 (en) | 2005-08-31 | 2010-11-09 | Micron Technology, Inc. | Method of forming pitch multipled contacts |
US7572572B2 (en) | 2005-09-01 | 2009-08-11 | Micron Technology, Inc. | Methods for forming arrays of small, closely spaced features |
US7393789B2 (en) * | 2005-09-01 | 2008-07-01 | Micron Technology, Inc. | Protective coating for planarization |
US7759197B2 (en) | 2005-09-01 | 2010-07-20 | Micron Technology, Inc. | Method of forming isolated features using pitch multiplication |
US7776744B2 (en) | 2005-09-01 | 2010-08-17 | Micron Technology, Inc. | Pitch multiplication spacers and methods of forming the same |
US7557032B2 (en) | 2005-09-01 | 2009-07-07 | Micron Technology, Inc. | Silicided recessed silicon |
US7687342B2 (en) | 2005-09-01 | 2010-03-30 | Micron Technology, Inc. | Method of manufacturing a memory device |
US7416943B2 (en) | 2005-09-01 | 2008-08-26 | Micron Technology, Inc. | Peripheral gate stacks and recessed array gates |
US7842558B2 (en) | 2006-03-02 | 2010-11-30 | Micron Technology, Inc. | Masking process for simultaneously patterning separate regions |
US7476933B2 (en) | 2006-03-02 | 2009-01-13 | Micron Technology, Inc. | Vertical gated access transistor |
US7902074B2 (en) | 2006-04-07 | 2011-03-08 | Micron Technology, Inc. | Simplified pitch doubling process flow |
US8003310B2 (en) | 2006-04-24 | 2011-08-23 | Micron Technology, Inc. | Masking techniques and templates for dense semiconductor fabrication |
US7488685B2 (en) | 2006-04-25 | 2009-02-10 | Micron Technology, Inc. | Process for improving critical dimension uniformity of integrated circuit arrays |
US7795149B2 (en) * | 2006-06-01 | 2010-09-14 | Micron Technology, Inc. | Masking techniques and contact imprint reticles for dense semiconductor fabrication |
US7723009B2 (en) | 2006-06-02 | 2010-05-25 | Micron Technology, Inc. | Topography based patterning |
US7611980B2 (en) | 2006-08-30 | 2009-11-03 | Micron Technology, Inc. | Single spacer process for multiplying pitch by a factor greater than two and related intermediate IC structures |
US7666578B2 (en) * | 2006-09-14 | 2010-02-23 | Micron Technology, Inc. | Efficient pitch multiplication process |
KR100799152B1 (en) | 2006-10-02 | 2008-01-29 | 주식회사 하이닉스반도체 | Method of manufacturing cylinder type capacitor prevented storagenode leaning |
KR100849066B1 (en) * | 2007-02-06 | 2008-07-30 | 주식회사 하이닉스반도체 | Method for forming mim capacitor of cylinder type |
KR100971429B1 (en) * | 2007-05-10 | 2010-07-21 | 주식회사 하이닉스반도체 | Method of fabricating capacitor for leaning free |
US7923373B2 (en) | 2007-06-04 | 2011-04-12 | Micron Technology, Inc. | Pitch multiplication using self-assembling materials |
US8563229B2 (en) | 2007-07-31 | 2013-10-22 | Micron Technology, Inc. | Process of semiconductor fabrication with mask overlay on pitch multiplied features and associated structures |
US7737039B2 (en) | 2007-11-01 | 2010-06-15 | Micron Technology, Inc. | Spacer process for on pitch contacts and related structures |
US7659208B2 (en) | 2007-12-06 | 2010-02-09 | Micron Technology, Inc | Method for forming high density patterns |
US7790531B2 (en) | 2007-12-18 | 2010-09-07 | Micron Technology, Inc. | Methods for isolating portions of a loop of pitch-multiplied material and related structures |
US20100123993A1 (en) * | 2008-02-13 | 2010-05-20 | Herzel Laor | Atomic layer deposition process for manufacture of battery electrodes, capacitors, resistors, and catalyzers |
KR100949864B1 (en) * | 2008-02-18 | 2010-03-25 | 주식회사 하이닉스반도체 | Semicoductor device and method of manufacturing the same |
US8030218B2 (en) | 2008-03-21 | 2011-10-04 | Micron Technology, Inc. | Method for selectively modifying spacing between pitch multiplied structures |
KR100955941B1 (en) | 2008-04-18 | 2010-05-03 | 주식회사 하이닉스반도체 | Semiconductor device and method for manufacturing the same |
US8076208B2 (en) | 2008-07-03 | 2011-12-13 | Micron Technology, Inc. | Method for forming transistor with high breakdown voltage using pitch multiplication technique |
US8101497B2 (en) | 2008-09-11 | 2012-01-24 | Micron Technology, Inc. | Self-aligned trench formation |
US8492282B2 (en) | 2008-11-24 | 2013-07-23 | Micron Technology, Inc. | Methods of forming a masking pattern for integrated circuits |
KR101041938B1 (en) * | 2008-12-31 | 2011-06-15 | 주식회사 하이닉스반도체 | Method for fabricating capacitor |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5770098A (en) * | 1993-03-19 | 1998-06-23 | Tokyo Electron Kabushiki Kaisha | Etching process |
US20010006834A1 (en) * | 1999-12-24 | 2001-07-05 | Nec Corporation | Semiconductor device with high- and low-density regions of transistor elements on single semiconductor substrate, and method of manufacturing such semiconductor device |
US20030235946A1 (en) * | 2002-06-21 | 2003-12-25 | Kyu-Hyun Lee | Methods of forming integrated circuit memory devices that include a plurality of landing pad holes that are arranged in a staggered pattern and integrated circuit memory devices formed thereby |
US20040217407A1 (en) * | 2003-05-01 | 2004-11-04 | Samsung Electronics Co., Ltd. | Semiconductor device including storage node and method of manufacturing the same |
US6929999B2 (en) * | 2003-01-16 | 2005-08-16 | Samsung Electronics Co., Ltd. | Method of manufacturing semiconductor device with contact body extending in direction of bit line to contact storage node |
-
2004
- 2004-12-16 KR KR1020040106830A patent/KR100596795B1/en not_active IP Right Cessation
-
2005
- 2005-02-28 US US11/068,683 patent/US7074668B1/en active Active
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5770098A (en) * | 1993-03-19 | 1998-06-23 | Tokyo Electron Kabushiki Kaisha | Etching process |
US20010006834A1 (en) * | 1999-12-24 | 2001-07-05 | Nec Corporation | Semiconductor device with high- and low-density regions of transistor elements on single semiconductor substrate, and method of manufacturing such semiconductor device |
US20030235946A1 (en) * | 2002-06-21 | 2003-12-25 | Kyu-Hyun Lee | Methods of forming integrated circuit memory devices that include a plurality of landing pad holes that are arranged in a staggered pattern and integrated circuit memory devices formed thereby |
US6929999B2 (en) * | 2003-01-16 | 2005-08-16 | Samsung Electronics Co., Ltd. | Method of manufacturing semiconductor device with contact body extending in direction of bit line to contact storage node |
US20040217407A1 (en) * | 2003-05-01 | 2004-11-04 | Samsung Electronics Co., Ltd. | Semiconductor device including storage node and method of manufacturing the same |
Cited By (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060046382A1 (en) * | 2004-08-26 | 2006-03-02 | Kuk-Han Yoon | Method of forming a capacitor for a semiconductor device |
US7921400B1 (en) | 2005-07-20 | 2011-04-05 | Integrated Device Technology, Inc. | Method for forming integrated circuit device using cell library with soft error resistant logic cells |
US9356028B2 (en) | 2005-09-01 | 2016-05-31 | Micron Technology, Inc. | Disposable pillars for contact formation |
US7399671B2 (en) * | 2005-09-01 | 2008-07-15 | Micron Technology, Inc. | Disposable pillars for contact formation |
US9837313B2 (en) | 2005-09-01 | 2017-12-05 | Micron Technology, Inc. | Disposable pillars for contact information |
US20070049010A1 (en) * | 2005-09-01 | 2007-03-01 | Burgess Byron N | Disposable pillars for contact formation |
US20080265340A1 (en) * | 2005-09-01 | 2008-10-30 | Micron Technology, Inc. | Disposable pillars for contact formation |
US8921906B2 (en) | 2005-09-01 | 2014-12-30 | Micron Technology, Inc. | Disposable pillars for contact formation |
US8049258B2 (en) | 2005-09-01 | 2011-11-01 | Micron Technology, Inc. | Disposable pillars for contact formation |
US7670903B2 (en) | 2006-06-29 | 2010-03-02 | Hynix Semiconductor, Inc. | Method for fabricating a cylindrical capacitor using amorphous carbon-based layer |
US20080003741A1 (en) * | 2006-06-29 | 2008-01-03 | Hynix Semiconductor Inc. | Method for fabricating a cylindrical capacitor using amorphous carbon-based layer |
JP2008010866A (en) * | 2006-06-29 | 2008-01-17 | Hynix Semiconductor Inc | Manufacturing method of cylinder type capacitor utilizing amorphous carbon layer |
US20080242042A1 (en) * | 2007-03-29 | 2008-10-02 | Hynix Semiconductor Inc. | Method for fabricating a capacitor in a semiconductor device |
US20090004808A1 (en) * | 2007-06-27 | 2009-01-01 | Hynix Semiconductor Inc. | Method for fabricating semiconductor device |
US8017491B2 (en) | 2007-06-27 | 2011-09-13 | Hynix Semiconductor Inc. | Method for fabricating capacitor |
US20120038052A1 (en) * | 2010-08-10 | 2012-02-16 | Nanya Technology Corporation | Semiconductor device and fabricating method thereof |
US8404555B2 (en) * | 2010-08-10 | 2013-03-26 | Nanya Technology Corporation | Fabricating method of semiconductor device |
CN102376535A (en) * | 2010-08-10 | 2012-03-14 | 南亚科技股份有限公司 | Semiconductor device and fabricating method thereof |
TWI471978B (en) * | 2010-08-10 | 2015-02-01 | Nanya Technology Corp | Semiconductor device and fabricating method thereof |
US9184167B2 (en) * | 2012-08-21 | 2015-11-10 | Micron Technology, Inc. | Memory cell support lattice |
US20160322361A1 (en) * | 2015-04-30 | 2016-11-03 | Samsung Electronics Co., Ltd. | Semiconductor device having sub-cell blocks |
US9806081B2 (en) * | 2015-04-30 | 2017-10-31 | Samsung Electronics Co., Ltd. | Semiconductor device having sub-cell blocks |
US10964475B2 (en) * | 2019-01-28 | 2021-03-30 | Micron Technology, Inc. | Formation of a capacitor using a sacrificial layer |
US10978553B2 (en) * | 2019-01-28 | 2021-04-13 | Micron Technology, Inc. | Formation of a capacitor using a hard mask |
US11011523B2 (en) * | 2019-01-28 | 2021-05-18 | Micron Technology, Inc. | Column formation using sacrificial material |
Also Published As
Publication number | Publication date |
---|---|
KR100596795B1 (en) | 2006-07-05 |
US7074668B1 (en) | 2006-07-11 |
KR20060068199A (en) | 2006-06-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7074668B1 (en) | Capacitor of semiconductor device and method for forming the same | |
US7576383B2 (en) | Capacitor having tapered cylindrical storage node and method for manufacturing the same | |
US8134195B2 (en) | Semiconductor device and method of fabricating the same | |
CN101335242B (en) | Method for fabricating semiconductor device | |
KR980012534A (en) | Method for manufacturing semiconductor device | |
US6989313B2 (en) | Metal-insulator-metal capacitor and method for manufacturing the same | |
KR100533971B1 (en) | Method of manufacturing capacitor for semiconductor device | |
KR100979244B1 (en) | Method of manufacturing capacitor of semiconductor device | |
JP2004104012A (en) | Semiconductor device | |
JP2005217189A (en) | Capacitive element and its manufacturing method | |
KR20090099775A (en) | Method for manufacturing capacitor with pillar type storagenode | |
KR100849066B1 (en) | Method for forming mim capacitor of cylinder type | |
KR100811255B1 (en) | Method for fabricating capacitor in semiconductor device | |
US7776738B2 (en) | Method for fabricating a storage electrode of a semiconductor device | |
TW479353B (en) | Manufacturing method of MIM capacitor | |
KR100863521B1 (en) | Method for fabricating capacitor with cylinder storage node | |
JP4632620B2 (en) | Manufacturing method of semiconductor device | |
US20120100713A1 (en) | Method for manufacturing semiconductor device | |
KR100876880B1 (en) | Cylindrical Capacitor Formation Method | |
US20060231878A1 (en) | Semiconductor device and method for manufacturing same | |
KR100942962B1 (en) | Capacitor and method for fabrication of the same | |
KR101159719B1 (en) | Method for Manufacturing Capacitor of Semiconductor Device | |
JP2000101046A (en) | Capacitor arranged on carrier in semiconductor device and manufacture thereof | |
KR20030003335A (en) | Method for fabricating capacitor in semiconductor memory device | |
KR20040059984A (en) | Method for fabricating capacitor in semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: HYNIX SEMICONDUCTOR INC., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:PARK, KI SEON;ROH, JAE SUNG;REEL/FRAME:016346/0910 Effective date: 20050223 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FEPP | Fee payment procedure |
Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553) Year of fee payment: 12 |