New! View global litigation for patent families

US20040155327A1 - Stacked die module and techniques for forming a stacked die module - Google Patents

Stacked die module and techniques for forming a stacked die module Download PDF

Info

Publication number
US20040155327A1
US20040155327A1 US10771243 US77124304A US2004155327A1 US 20040155327 A1 US20040155327 A1 US 20040155327A1 US 10771243 US10771243 US 10771243 US 77124304 A US77124304 A US 77124304A US 2004155327 A1 US2004155327 A1 US 2004155327A1
Authority
US
Grant status
Application
Patent type
Prior art keywords
die
stack
substrate
stacking
adhesive
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10771243
Inventor
Chad Cobbley
Timothy Jackson
Original Assignee
Cobbley Chad A.
Jackson Timothy L.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date

Links

Images

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/50Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/481Internal lead connections, e.g. via connections, feedthrough structures
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657Stacked arrangements of devices
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L22/00Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • H01L22/20Sequence of activities consisting of a plurality of measurements, corrections, marking or sorting steps
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32135Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/32145Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399Material
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/0651Wire or wire-like electrical connections from device to substrate
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06541Conductive via connections through the device, e.g. vertical interconnects, through silicon via [TSV]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06555Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06555Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
    • H01L2225/06562Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking at least one device in the stack being rotated or offset
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06579TAB carriers; beam leads
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06596Structural arrangements for testing
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/014Solder alloys
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1204Optical Diode
    • H01L2924/12041LED
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T156/00Adhesive bonding and miscellaneous chemical manufacture
    • Y10T156/10Methods of surface bonding and/or assembly therefor

Abstract

A technique for forming die stacks. Specifically, a stacking tip is provided to facilitate the stacking of die in a desired configuration. A first die is picked up by the stacking tip. The first die is coated with an adhesive on the underside of the die. The first die is brought in contact with a second die via the stacking tip. The second die is coupled to the first die via the adhesive on the underside of the first die. The second die is coated with an adhesive coating on the underside of the die. The second die is then brought in contact with a third die via the stacking tip. The third die is coupled to the second die via the adhesive on the underside of the second die, and so forth. Die stacks are formed without being coupled to a substrate. The die stacks may be functionally and/or environmentally tested before attaching the die stack to a substrate.

Description

    CROSS-REFERENCE TO RELATED APPLICATIONS
  • [0001]
    The present application is a divisional of U.S. application Ser. No. 10/672,750, filed on Sep. 25, 2003, which is a divisional of U.S. application Ser. No. 10/141,447, filed on May 8, 2002, which issued as U.S. Pat. No. 6,682,955 on Jan. 27, 2004.
  • BACKGROUND OF THE INVENTION
  • [0002]
    1. Field of the Invention
  • [0003]
    The present invention relates generally to semiconductor processing and, more particularly, to a stacked die module and techniques for forming a stacked die module.
  • [0004]
    2. Description of the Related Art
  • [0005]
    This section is intended to introduce the reader to various aspects of art that may be related to various aspects of the present invention, which are described and/or claimed below. This discussion is believed to be helpful in providing the reader with background information to facilitate a better understanding of the various aspects of the present invention. Accordingly, it should be understood that these statements are to be read in this light, and not as admissions of prior art.
  • [0006]
    Packaging of electrical circuits is a key element in the technological development of systems implementing electrical components. Various techniques have been developed to meet the continued demands for improving system performance and capability. Engineers have been challenged with finding ways to increase hardware capabilities while the space in which to provide these hardware capabilities continues to decrease.
  • [0007]
    One technique for saving valuable system board geography is to implement die stacking techniques. A standard integrated circuit package, such as a memory or processor package, may include a substrate whereon chips or die may be stacked. Die stacks are generally formed directly on a substrate. A first die may be adhesively and/or electrically coupled to the substrate. A second die may then be stacked on top of the first die and adhesively and/or electrically coupled to the first die. In addition or alternatively, the second die may be electrically coupled directly to the substrate by bondwires or leads, for example, or electrically coupled to the substrate through the first die. A third die may then be attached to the second die, and so forth.
  • [0008]
    While current stacking techniques provide more hardware capability in smaller areas by eliminating the need to populate additional substrate surface area for each individual die used in the system, the present techniques have several disadvantages. One problem is that the die are becoming extremely thin (1-6 mil). While thinner die have some advantages, the thinner die are more difficult to handle with the current die stacking tools. Stacking a die onto a substrate and then stacking a number of die one on top of the other, often involves numerous iterations using various tools and instruments which creates a number of handling iterations which may result in damage to one or more of the die in the stack. Further, the substrates on which the die are stacked generally have a different coefficients of thermal expansion. Thus, once the stack is formed on the substrate and cured, as in typical die stacking systems, a mismatch in the coefficients of thermal expansion (CTEs) may be introduced, which may cause cracking or other problems with the die stack since the interface between each of the die and the interface between the die and substrate are being cured at the same time but have different CTEs. Further, the processing difficulties may result in the wasting of previously good substrates since the die may be damaged in the die stacking process but this damage may not be realized until the entire package is assembled and electrically tested, as is the case in typical systems.
  • [0009]
    The present invention may address one or more of the problems set forth above.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • [0010]
    Certain advantages of the invention may become apparent upon reading the following detailed description and upon reference to the drawings in which:
  • [0011]
    [0011]FIG. 1 illustrates a block diagram of an exemplary processor-based system;
  • [0012]
    [0012]FIG. 2 illustrates an exemplary package incorporating wirebond technology in accordance with the present techniques;
  • [0013]
    [0013]FIG. 3 illustrates an exemplary package incorporating ball grid array technology in accordance with the present techniques;
  • [0014]
    FIGS. 4A-C illustrate a top down die stacking method in accordance with the present techniques;
  • [0015]
    FIGS. 5A-D illustrate exemplary embodiments of die stacks in accordance with the present techniques; and
  • [0016]
    [0016]FIG. 6 illustrates an exemplary stacking system in accordance with the present techniques.
  • DETAILED DESCRIPTION OF SPECIFIC EMBODIMENTS
  • [0017]
    One or more specific embodiments of the present invention will be described below. In an effort to provide a concise description of these embodiments, not all features of an actual implementation are described in the specification. It should be appreciated that in the development of any such actual implementation, as in any engineering or design project, numerous implementation-specific decisions must be made to achieve the developers' specific goals, such as compliance with system-related and business-related constraints, which may vary from one implementation to another. Moreover, it should be appreciated that such a development effort might be complex and time consuming, but would nevertheless be a routine undertaking of design, fabrication, and manufacture for those of ordinary skill having the benefit of this disclosure.
  • [0018]
    Turning now to the drawings, and referring initially to FIG. 1, a block diagram depicting an exemplary processor-based device, generally designated by the reference numeral 10, is illustrated. The device 10 may be any of a variety of different types, such as a computer, pager, cellular telephone, personal organizer, control circuit, etc. In a typical processor-based device, a signal processor 12, such as a microprocessor, controls many of the functions of the device 10.
  • [0019]
    The device 10 typically includes a power supply 14. For instance, if the device 10 is portable, the power supply 14 would advantageously include permanent batteries, replaceable batteries, and/or rechargeable batteries. The power supply 14 may also include an A/C adapter, so that the device may be plugged into a wall outlet, for instance. In fact, the power supply 14 may also include a D/C adapter, so that the device 10 may be plugged into a vehicle's cigarette lighter, for instance.
  • [0020]
    Various other devices may be coupled to the processor 12, depending upon the functions that the device 10 performs. For instance, a user interface 16 may be coupled to the processor 12. The user interface 16 may include buttons, switches, a keyboard, a light pen, a mouse, and/or a voice recognition system, for instance. A display 18 may also be coupled to the processor 12. The display 18 may include an LCD display, a CRT, LEDs, and/or an audio display. Furthermore, an RF subsystem/baseband processor 20 may also be coupled to the processor 12. The RF subsystem/baseband processor 20 may include an antenna that is coupled to an RF receiver and to an RF transmitter (not shown). A communications port 22 may also be coupled to the processor 12. The communications port 22 may be adapted to be coupled to a peripheral device 24, such as a modem, a printer, or a computer, for instance, or to a network, such as a local area network or the Internet.
  • [0021]
    Because the processor 12 controls the functioning of the device 10 generally under the control of software programming, memory is coupled to the processor 12 to store and facilitate execution of the program. For instance, the processor 12 may be coupled to volatile memory 26, which may include dynamic random access memory (DRAM) and/or static random access memory (SRAM). The processor 12 may also be coupled to non-volatile memory 28. The non-volatile memory 28 may include a read only memory (ROM), such as an EPROM or Flash-Memory, to be used in conjunction with the volatile memory. The size of the ROM is typically selected to be just large enough to store any necessary operating system, application programs, and fixed data. The volatile memory, on the other hand, is typically quite large so that it can store dynamically loaded applications. Additionally, the non-volatile memory 28 may include a high capacity memory such as a disk or tape drive memory.
  • [0022]
    [0022]FIG. 2 illustrates a cross-section of an exemplary die package implementing bondwire technology, generally designated by reference numeral 30, which may be incorporated in the system 10. The package 30 may comprise memory die such that the package 30 may be incorporated in the volatile memory 26, for example. The package 30 generally includes a substrate 32. Die, such as memory die, may be stacked on the substrate 32. For instance, a first die 34 may be adhesively coupled to the substrate 32 by a paste or epoxy, for example. The first die 34 may include bond pads 34a such that the first die 34 may be electrically coupled to the pads 32 a on the substrate via bondwires 36. A second die 38 may be stacked on and adhesively coupled to the first die 34 by a paste or epoxy, for example. The second die 38 may include bond pads 38 a such that the second die 38 may be electrically coupled to the pads 32 b on the substrate via bondwires 36. The second die 38 may have a smaller topside surface area than the first die 34 and the entire perimeter of the second die 38 may be contained entirely within the perimeter of the first die 34. This exemplary aspect will be explained further below with reference to FIGS. 4 and 5. A third die 40 may be stacked on and adhesively coupled to the second die 38 by a paste or epoxy, for example. The third die 40 may include bond pads 40 a such that the third die 40 may be electrically coupled to the pads 32 c on the substrate via bondwires 36. The third die 40 may have a smaller topside surface area than the second die 38 and the entire perimeter of the third die 40 may be contained entirely within the perimeter of the second die 38. It should be noted that while the exemplary die stack illustrated in FIG. 2 includes three die, the die stack may include greater or fewer die.
  • [0023]
    [0023]FIG. 3 illustrates a cross-section of an exemplary die package implementing ball grid array (BGA) technology, generally designated by reference numeral 42, which may be incorporated in the system 10. The package 42 may, for example, comprise memory die such that the package 42 may be incorporated in the volatile memory 26. The package 42 generally includes a substrate 44. A first die 46, such as a memory die, may be adhesively and electrically coupled to the substrate 44 by conductive balls 48, such as solder balls for example. The first die 46 may include bond pads 46 a such that the first die 46 may be electrically coupled to the pads 44 a on the substrate via the conductive balls 48. A second die 50 may be stacked on and adhesively coupled to the first die 46 by a paste or epoxy, for example. The second die 50 may include conductive pads (not shown) such that the second die 50 may be electrically coupled to the pads 44 b on the substrate through vias and/or conductive paths 52 in the first die 46 and conductive balls 48. The conductive paths 52 include ball pads on the underside of the first die 46. The second die 50 may have a smaller surface area than the first die 46 and the entire perimeter of the second die 50 may be contained entirely within the perimeter of the first die 46. A third die 54 may be stacked on and adhesively coupled to the second die 50 by a paste or epoxy, for example. The third die 54 may include conductive pads (not shown) such that the third die 54 may be electrically coupled to the pads 44 c on the substrate through vias and/or conductive paths 56 in the second die 50 and the first die 46 and conductive balls 48. The third die 54 may have a smaller surface area than the second die 50 and the entire perimeter of the third die 54 may be contained entirely within the perimeter of the second die 50. It should be noted that while the exemplary die stack illustrated in FIG. 3 includes three die, the die stack may include greater or fewer die.
  • [0024]
    Generally, stacked die packages, such as those illustrated in FIGS. 2 and 3, are built from the surface of the substrate upward. That is to say that first, a substrate is generally provided. Second, a first die is stacked on top of the substrate and adhesively attached to the substrate. Next, a second die is stacked on top of the first die and adhesively attached to the first die. Next, a third die is stacked on top of the second die and adhesively attached to the second die, and so forth. Finally, the stacked die package is cured to set the adhesive used to form the stacked package.
  • [0025]
    As previously discussed, several problems exist with the prior design techniques. First, curing a stacked die package which includes a substrate may create stress damage due to the coefficient of thermal expansion (CTE) mismatch between the die and substrate. Second, stacking die from the surface of the substrate means increased package handling since multiple iterations are typically required to stack the die on the substrate using a die attach machine. Die stacking equipment may be costly, slow and inaccurate. Third, with chip design yielding increasingly thinner die, excess handling of individual die in the conventional stacking process may increase the likelihood of damage to the die. Not only does die damage during the stacking process disadvantageously waste the damaged die, but the damaged die may be unknowingly incorporated into a stacked package thereby causing the entire package to be scrapped eventually.
  • [0026]
    FIGS. 4A-4C illustrate a die stacking technique which may address some or all of the problems described above. Generally, a stacking tip 60 is used to facilitate a top-down stacking technique. The stacking tip 60 may be connected to a vacuum or suction hose (not shown), for example, to provide enough suction to lift one or more die securely. FIG. 4A illustrates the stacking tip 60 after it has lifted a first die 62. The first die may advantageously include a layer of adhesive, such as paste or epoxy, on the underside 62 a. Alternately, the stacking tip 60 may be used to facilitate the dipping, brushing or spraying, for example, of the underside 62 a of the first die 60 with an adhesive after the first die 62 is lifted by the stacking tip 60.
  • [0027]
    [0027]FIG. 4B illustrates the stacking tip 60 after it has lifted a second die 64. The stacking tip 60 may be manually or automatically directed to the second die 64. Regardless of the mechanism, by placing the underside 62 a of the first die 62 in contact with the second die 64, the second die 64 is adhesively coupled to the first die 62, thereby creating a stack of two die. As illustrated in the exemplary embodiment, the first die 62 may be thicker than the second die 64. The first die 62 may, for example, have a thickness of 6-10 mils, while the second die 64 may have a thickness of 1-6 mils. In some applications, it may be advantageous to implement a thick first die 62 to act as a stiffiner for the die stack. The thicker die may enhance the overall durability of the die stack as well as provide structural support during the die stacking process. However, in some applications, it may not be necessary or desirable to use die of varying thicknesses.
  • [0028]
    Also, in the exemplary embodiment, the surface area of the first die 62 may be smaller than the surface area of the second die 64, and the first die 62 may be attached to the second die 64 such that the entire perimeter of the first die 62 is contained within the perimeter of the second die 64. This aspect of this exemplary embodiment will be further explained below with reference to FIG. 5A. Finally, the second die may advantageously include a layer of adhesive, such as paste or epoxy, on the underside 64 a to facilitate the adhesive attachment to a third die. Alternately, the stack may only include the first die 62 and the second die 64.
  • [0029]
    [0029]FIG. 4C illustrates the stacking tip 60 after it has lifted a third die 66. The stacking tip 60 may be manually or automatically directed to the third die 66. Regardless of the mechanism, by placing the underside 64 a of the second die 64 in contact with the third die 66, the third die 66 is adhesively coupled to the second die 64, thereby creating a stack of three die. If the die stack includes more than three die, the underside 66 a of the third die 66 may be coated with an adhesive to facilitate further die stacking. The process may be repeated a number of times depending on the number of die in the stack. The bottom die in the stack (here the third die 66) may not include an adhesive on the underside if further stacking is not desired.
  • [0030]
    Once the die stack is formed, the completed die stack may be deposited on a temporary holding surface such as a film frame, gel pack, tape reel, JEDEC tray, etc., for later attachment onto a substrate. Further, before the die stack is attached to the substrate, the die stack may be cured at a high temperature, in the range of 50-400° C., for example. Still further, prior to attachment to a substrate or even prior to attachment to the temporary holding surface, the die may be tested to ensure that all die in the stack are functional, thus forming a known good die stack (KGDS). The adhesive used to attach each die together may be different than the adhesive which may be used later to attach the die stack to the substrate. Once the die stack is coupled to a substrate using a second adhesive, the package may again be cured. However, by varying the adhesive material, differences in the coefficients of thermal expansion (CTEs) can be considered. Advantageously, the temperature used to cure the second adhesive may be lower, thereby minimizing the effects of the CTE mismatch. For example, the second adhesive may be cured in the temperature range of 50-100° C., for example.
  • [0031]
    Alternatively, the temporary holding surface may be a die wafer, wherein the die stack is deposited on top of a known good die which is still in wafer form. The known good die on which the die stack is deposited may be adhesively attached to the die stack by an adhesive on the exposed underside of the die stack, as previously described, and the known good die will form the bottom die of the die stack. The holding surface is considered temporary in that the wafer itself may be used to temporarily hold, transfer, test or store one or more die stacks for example. The wafer may be uncut or cut. If the wafer is cut, it may include an adhesive backing, such as a tape, which holds the die in wafer form until the stacks are separated for curing, testing and/or attachment to a substrate. Each of the wafers is excised but may be held together by a tape backing, for instance, such that the individual die, preferably the known good die, can be lifted from the tape. If the wafer is uncut, the wafer will then be cut or otherwise separated prior to incorporation of the excised die stacks into packages. Stacks may be assembled across an entire wafer. Once the wafer is cut, the cut wafer with die stacks may be loaded into conventional die attach equipment for attachment to a substrate.
  • [0032]
    One advantage of the technique of forming the entire stack prior to attaching it to the substrate is that the entire die stack is attached to the substrate with one motion thereby reducing the number of iterations as compared to the typical method of forming die stacks directly on the substrate. As previously described, the prior stacking techniques may necessitate several iterations in the building of the die stacks directly on the substrate.
  • [0033]
    [0033]FIG. 5A illustrates a top plan view of an exemplary die stack 70. A cross section of the die stack 70 taken along the line A-A is illustrated in FIG. 5B. The die stack 70 includes a first die 72, a second die 74, and a third die 76. In the exemplary embodiment, each of the die in the die stack 70 has approximately the same thickness, as illustrated in FIG. 5B. However, as discussed above, it may be advantageous to use die of varying thicknesses. The first die 72 has a smaller topside surface area than the second die 74, and the second die 74 has a smaller topside surface area than the third die 76, as illustrated in FIG. 5A. Further, the die stack is configured such that the first die 72 is substantially centered within the perimeter of the second die 74, and the second die 74 is substantially centered within the perimeter of the third die 76.
  • [0034]
    Alternately, the die stacks may be constructed in alternate configurations, such as those illustrated in FIGS. 5C and 5D. FIGS. 5C and 5D are cross-sectional views of “shingle stacks.” Shingle stacks are die stacks wherein upper die may overhang die below them in the stack. FIG. 5C illustrates one embodiment of a shingle stack 80. The shingle stack 80 includes a first die 82, a second die 84, and a third die 86. As can be seen, the second die 84 has been attached to the third die 86 such that the edge of the second die 84 overhangs the edge of the third die 86. Likewise, the first die 82 is attached to the second die 84 such that the edge of the first die 82 overhangs the edge of the second die 84. The exemplary embodiment illustrated in FIG. 5C incorporates die of the same size and thickness with respect to one another.
  • [0035]
    [0035]FIG. 5D illustrates an alternate embodiment of a shingle stack 90. The shingle stack 90 includes a first die 92, a second die 94 and a third die 96. As can be seen, the second die 94 has been attached to the third die 96 such that the edge of the second die 94 overhangs the edge of the third die 96. The first die 92 is attached to the second die 94 such that the edge of the first die 92 is relatively even with the edge of the third die 96.
  • [0036]
    The exemplary embodiment illustrated in FIG. 5D incorporates die of the same thickness with respect to one another but differing in size. Thus, the embodiment illustrated in FIG. 5D can be viewed as a hybrid of the embodiments illustrated in FIGS. 5B and 5C. Various configurations and dimensions of die and die stacks may be advantageous in various applications and may be implemented in accordance with the present techniques.
  • [0037]
    [0037]FIG. 6 illustrates a block diagram of an exemplary assembly system 100 in accordance with the present techniques. The system 100 may include an assembly table 102 on which the pre-stacked die may be disposed. In the present embodiment, each of the die which will be used to build a die stack are contained within one of a first wafer 104, a second wafer 106, and a third wafer 108. Each of the wafers is excised but may be held together by a tape backing, for instance, such that the individual die, preferably the known good die, can be lifted from the tape by the stacking tip 110. Alternatively, three containers or die packs containing excised die may be placed on the assembly table 102 in place of the wafers. As previously discussed, the stacking tip 110 may be attached to a vacuum hose 112 to provide a suction at the end of the stacking tip 110 to facilitate the lifting of one or more die. The suction provided through the stacking tip 110 is advantageously at such a strength as to facilitate the separation of the individual die from their corresponding wafers 104, 106 and 108 (or containers) and to lift the die (or plurality of stacked die) which will be used to form the die stack. Although this process is typically automated, the stacking tip 110 may include a gripping structure 114 to facilitate manual operation of the stacking tip 110.
  • [0038]
    As previously described, a first die may be lifted from the first wafer 104 using the stacking tip 110. The die from the first wafer 104 (“first die”) may have an adhesive coating on the underside of the die or may be coated with an adhesive after the first die is removed from the first wafer 104. Next, the stacking tip 110 is used to manipulate the first die on top of a die on the second wafer 106 (“second die”). The adhesive on the underside of the first die will facilitate the coupling of the first die to the second die as the first die is pressed against the second die. The stack, including the first and second die, is lifted from the second wafer 106. The second die may have an adhesive coating on the underside of the die or may be coated with an adhesive after the second die is removed from the second wafer 106. Next, the stacking tip 100 is used to manipulate the stack (including the first and second die) on top of a die on the third wafer 108 (“third die”). The adhesive on the underside of the second die will facilitate the coupling of the second die to the third die as the stack is pressed against the third die. The die stack may then be lifted and disposed on a temporary holding surface 116, such as a gel pack, film frame, etc. to await further processing.
  • [0039]
    The aforementioned process may be repeated until one of the wafers 104, 106 or 108 has been depleted of its die supply. At that point, another wafer may be removed from a respective wafer tray 118, 120 or 122 and placed on the assembly table 102 for continued stack assembly. It should be noted that the thickness and dimensions of each of the corresponding wafers 104, 106 and 108 may vary as previously described with references to FIGS. 4 and 5. Further, as described with reference to FIG. 5, the stacking configuration may vary depending on system requirements or user preferences.
  • [0040]
    An alternative to the top-down stacking technique described above is to stack the die from the bottom-up. The die may be stacked on a temporary holding surface such as a gel pack, film frame, tape reel etc., or a wafer wherein the known good die on the wafer are used as the bottom die in the stacks. In the latter embodiment, the die stacks are formed directly on the known good die on the wafer. A stacking tip may be used to stack the die on the wafer or other temporary holding surface.
  • [0041]
    Regardless of whether the die stacks are formed by a top-down technique or alternately by a bottom-up technique, one of the advantages of the present system is the formation of the die stack without a substrate. Advantageously, by forming a die stack without attaching the die stack to a substrate, the stack can be assembled using a first adhesive and cured at a different temperature than the adhesive later used to attach the die stack to a substrate, as discussed above. Further, the die stack can be electrically tested prior to attachment to a substrate. By identifying bad die stacks before attaching them to a substrate, unnecessary scrapping of good substrates may be avoided. Still further, the die stack can be mechanically and structurally tested for functionality and/or reliability. Advantageously, functional testing can be used to screen die stacks before they are attached to a corresponding substrate. Faulty die stacks can be identified and scrapped prior to substrate attachment. Typical environmental and structural testing may include thermal cycling, temperature cycling, autoclave, vibration testing, etc. By assembling the die stacks without prior attachment to a corresponding substrate, various reliability data can be gathered and failure mechanisms can be identified on the die stacks which may improve future design iterations, as well as prevent early failure of packages which have been incorporated into systems, such as the system 10. After desired testing, the die stacks may be attached to a substrate to form a package, such as those illustrated with reference to FIGS. 2 and 3.
  • [0042]
    While the invention may be susceptible to various modifications and alternative forms, specific embodiments have been shown by way of example in the drawings and have been described in detail herein. However, it should be understood that the invention is not intended to be limited to the particular forms disclosed. Rather, the invention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the invention as defined by the following appended claims.

Claims (20)

    What is claimed is:
  1. 1. A method of forming a semiconductor package comprising the acts of:
    picking a die stack from a temporary holding surface; and
    placing the die stack on a substrate.
  2. 2. The method, as set forth in claim 1, comprising the act of curing the die stack before the act of picking a die stack.
  3. 3. The method, as set forth in claim 1, comprising the act of testing the die stack before the act of picking a die stack.
  4. 4. The method, as set forth in claim 1, wherein the act of picking the die stack from a temporary holding surface comprises the act of picking the die stack from a tape reel.
  5. 5. The method, as set forth in claim 1, wherein the act of picking the die stack from a temporary holding surface comprises the act of picking the die stack from a gel pack.
  6. 6. The method, as set forth in claim 1, wherein the act of picking the die stack from a temporary holding surface comprises the act of picking the die stack from a tray.
  7. 7. The method, as set forth in claim 1, wherein the act of picking the die stack from a temporary holding surface comprises the act of picking the die stack from a wafer.
  8. 8. The method, as set forth in claim 1, wherein the die stack comprises at least two semiconductor die.
  9. 9. The method, as set forth in claim 1, wherein the die stack comprises at least three semiconductor die.
  10. 10. The method, as set forth in claim 1, wherein the die stack comprises at least two semiconductor die stacked in a shingled configuration.
  11. 11. The method, as set forth in claim 1, comprising the act of forming the die stack before the act of pick, wherein the act of forming comprises the acts of:
    (a) picking up a first die having a topside and an underside with a die picking tool;
    b) applying adhesive to the underside of the first die, thereby providing an adhesively coated underside of the first die; and
    c) without releasing the first die from the die picking tool, picking up a second die having a topside and an underside by placing the adhesively coated underside of the first die against the topside of the second die, thereby forming a die stack.
  12. 12. The method, as set forth in claim 11, wherein the first die is thicker than the second die.
  13. 13. The method, as set forth in claim 11, wherein the acts (a), (b), and (c) are performed in the recited order.
  14. 14. The method, as set forth in claim 11, wherein act (b) is performed before act (a).
  15. 15. The method, as set forth in claim 11, comprising the act of applying adhesive to the underside of the second die, thereby providing an adhesively coated underside of the second die.
  16. 16. The method, as set forth in claim 15, comprising the act of without releasing the first die from the picking tool, picking up a third die having a topside and an underside by placing the adhesively coated underside of the second die against the topside of the third die.
  17. 17. The method, as set forth in claim 1, comprising the acts of:
    applying a first adhesive between each die in the die stack, the first adhesive being curable at a first temperature; and
    applying a second adhesive between the die stack and the substrate, the second adhesive being curable at a second temperature lower than the first temperature.
  18. 18. The method, as set forth in claim 1, comprising the act of using the die stack on the substrate to form an integrated circuit package.
  19. 19. The method, as set forth in claim 18, comprising the act of electrically coupling the integrated circuit package to a processor to form an electronic system.
  20. 20. The method, as set forth in claim 1, wherein at least one die in the die stack comprises a memory die.
US10771243 2002-05-08 2004-02-03 Stacked die module and techniques for forming a stacked die module Abandoned US20040155327A1 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
US10141447 US6682955B2 (en) 2002-05-08 2002-05-08 Stacked die module and techniques for forming a stacked die module
US10672750 US7755204B2 (en) 2002-05-08 2003-09-25 Stacked die module including multiple adhesives that cure at different temperatures
US10771243 US20040155327A1 (en) 2002-05-08 2004-02-03 Stacked die module and techniques for forming a stacked die module

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10771243 US20040155327A1 (en) 2002-05-08 2004-02-03 Stacked die module and techniques for forming a stacked die module

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10672750 Division US7755204B2 (en) 2002-05-08 2003-09-25 Stacked die module including multiple adhesives that cure at different temperatures

Publications (1)

Publication Number Publication Date
US20040155327A1 true true US20040155327A1 (en) 2004-08-12

Family

ID=29399665

Family Applications (7)

Application Number Title Priority Date Filing Date
US10141447 Active US6682955B2 (en) 2002-05-08 2002-05-08 Stacked die module and techniques for forming a stacked die module
US10672750 Active 2025-05-20 US7755204B2 (en) 2002-05-08 2003-09-25 Stacked die module including multiple adhesives that cure at different temperatures
US10771243 Abandoned US20040155327A1 (en) 2002-05-08 2004-02-03 Stacked die module and techniques for forming a stacked die module
US10771085 Active US7029931B2 (en) 2002-05-08 2004-02-03 Stacked die module and techniques for forming a stacked die module
US10770919 Abandoned US20040154956A1 (en) 2002-05-08 2004-02-03 Stacked die module and techniques for forming a stacked die module
US10770941 Active US7217596B2 (en) 2002-05-08 2004-02-03 Stacked die module and techniques for forming a stacked die module
US11266972 Active US7186576B2 (en) 2002-05-08 2005-11-04 Stacked die module and techniques for forming a stacked die module

Family Applications Before (2)

Application Number Title Priority Date Filing Date
US10141447 Active US6682955B2 (en) 2002-05-08 2002-05-08 Stacked die module and techniques for forming a stacked die module
US10672750 Active 2025-05-20 US7755204B2 (en) 2002-05-08 2003-09-25 Stacked die module including multiple adhesives that cure at different temperatures

Family Applications After (4)

Application Number Title Priority Date Filing Date
US10771085 Active US7029931B2 (en) 2002-05-08 2004-02-03 Stacked die module and techniques for forming a stacked die module
US10770919 Abandoned US20040154956A1 (en) 2002-05-08 2004-02-03 Stacked die module and techniques for forming a stacked die module
US10770941 Active US7217596B2 (en) 2002-05-08 2004-02-03 Stacked die module and techniques for forming a stacked die module
US11266972 Active US7186576B2 (en) 2002-05-08 2005-11-04 Stacked die module and techniques for forming a stacked die module

Country Status (1)

Country Link
US (7) US6682955B2 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050073045A1 (en) * 2003-10-02 2005-04-07 Interdigital Technology Corporation Wireless coupling of stacked dies within system in package
US20080272994A1 (en) * 2007-05-03 2008-11-06 Novatek Microelectronics Corp. Apparatus for controlling the liquid crystal display
US20090096478A1 (en) * 2007-10-16 2009-04-16 Micron Technology, Inc. Reconfigurable connections for stacked semiconductor devices

Families Citing this family (48)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6682955B2 (en) * 2002-05-08 2004-01-27 Micron Technology, Inc. Stacked die module and techniques for forming a stacked die module
US7388294B2 (en) * 2003-01-27 2008-06-17 Micron Technology, Inc. Semiconductor components having stacked dice
JP2005045023A (en) * 2003-07-22 2005-02-17 Toshiba Corp Manufacturing method of semiconductor device and manufacturing device for semiconductor
US7091124B2 (en) 2003-11-13 2006-08-15 Micron Technology, Inc. Methods for forming vias in microelectronic devices, and methods for packaging microelectronic devices
US8084866B2 (en) 2003-12-10 2011-12-27 Micron Technology, Inc. Microelectronic devices and methods for filling vias in microelectronic devices
US20050247894A1 (en) 2004-05-05 2005-11-10 Watkins Charles M Systems and methods for forming apertures in microfeature workpieces
US7232754B2 (en) 2004-06-29 2007-06-19 Micron Technology, Inc. Microelectronic devices and methods for forming interconnects in microelectronic devices
US7083425B2 (en) * 2004-08-27 2006-08-01 Micron Technology, Inc. Slanted vias for electrical circuits on circuit boards and other substrates
US7300857B2 (en) 2004-09-02 2007-11-27 Micron Technology, Inc. Through-wafer interconnects for photoimager and memory wafers
US7217995B2 (en) * 2004-11-12 2007-05-15 Macronix International Co., Ltd. Apparatus for stacking electrical components using insulated and interconnecting via
US7271482B2 (en) 2004-12-30 2007-09-18 Micron Technology, Inc. Methods for forming interconnects in microelectronic workpieces and microelectronic workpieces formed using such methods
US7795134B2 (en) 2005-06-28 2010-09-14 Micron Technology, Inc. Conductive interconnect structures and formation methods using supercritical fluids
US7622377B2 (en) * 2005-09-01 2009-11-24 Micron Technology, Inc. Microfeature workpiece substrates having through-substrate vias, and associated methods of formation
US7863187B2 (en) 2005-09-01 2011-01-04 Micron Technology, Inc. Microfeature workpieces and methods for forming interconnects in microfeature workpieces
US7262134B2 (en) 2005-09-01 2007-08-28 Micron Technology, Inc. Microfeature workpieces and methods for forming interconnects in microfeature workpieces
US20070152314A1 (en) * 2005-12-30 2007-07-05 Intel Corporation Low stress stacked die packages
US7663232B2 (en) * 2006-03-07 2010-02-16 Micron Technology, Inc. Elongated fasteners for securing together electronic components and substrates, semiconductor device assemblies including such fasteners, and accompanying systems
US7288835B2 (en) * 2006-03-17 2007-10-30 Stats Chippac Ltd. Integrated circuit package-in-package system
US7749899B2 (en) 2006-06-01 2010-07-06 Micron Technology, Inc. Microelectronic workpieces and methods and systems for forming interconnects in microelectronic workpieces
KR101043484B1 (en) 2006-06-29 2011-06-23 인텔 코포레이션 Apparatus, system, and method for wireless connection in integrated circuit packages
US7503767B2 (en) * 2006-08-01 2009-03-17 General Dynamics Advanced Information Systems, Inc. Method and apparatus for compliantly connecting stack of high-density electronic modules in harsh environments
US7629249B2 (en) 2006-08-28 2009-12-08 Micron Technology, Inc. Microfeature workpieces having conductive interconnect structures formed by chemically reactive processes, and associated systems and methods
US7723833B2 (en) 2006-08-30 2010-05-25 United Test And Assembly Center Ltd. Stacked die packages
US7902643B2 (en) 2006-08-31 2011-03-08 Micron Technology, Inc. Microfeature workpieces having interconnects and conductive backplanes, and associated systems and methods
US20080086603A1 (en) * 2006-10-05 2008-04-10 Vesa Lahtinen Memory management method and system
US7477535B2 (en) * 2006-10-05 2009-01-13 Nokia Corporation 3D chip arrangement including memory manager
US8110899B2 (en) * 2006-12-20 2012-02-07 Intel Corporation Method for incorporating existing silicon die into 3D integrated stack
US8198716B2 (en) * 2007-03-26 2012-06-12 Intel Corporation Die backside wire bond technology for single or stacked die package
US8367471B2 (en) * 2007-06-15 2013-02-05 Micron Technology, Inc. Semiconductor assemblies, stacked semiconductor devices, and methods of manufacturing semiconductor assemblies and stacked semiconductor devices
US7791203B2 (en) 2007-07-12 2010-09-07 Micron Technology, Inc. Interconnects for packaged semiconductor devices and methods for manufacturing such devices
US7816750B2 (en) 2007-07-24 2010-10-19 Aptina Imaging Corporation Thin semiconductor die packages and associated systems and methods
US20090026592A1 (en) 2007-07-24 2009-01-29 Micron Technology, Inc. Semiconductor dies with recesses, associated leadframes, and associated systems and methods
US7830018B2 (en) 2007-08-31 2010-11-09 Micron Technology, Inc. Partitioned through-layer via and associated systems and methods
US8044497B2 (en) * 2007-09-10 2011-10-25 Intel Corporation Stacked die package
US7829379B2 (en) * 2007-10-17 2010-11-09 Analog Devices, Inc. Wafer level stacked die packaging
US7884015B2 (en) 2007-12-06 2011-02-08 Micron Technology, Inc. Methods for forming interconnects in microelectronic workpieces and microelectronic workpieces formed using such methods
US8084854B2 (en) 2007-12-28 2011-12-27 Micron Technology, Inc. Pass-through 3D interconnect for microelectronic dies and associated systems and methods
US7821107B2 (en) * 2008-04-22 2010-10-26 Micron Technology, Inc. Die stacking with an annular via having a recessed socket
US8253230B2 (en) 2008-05-15 2012-08-28 Micron Technology, Inc. Disabling electrical connections using pass-through 3D interconnects and associated systems and methods
US20110090722A1 (en) * 2008-06-16 2011-04-21 Nxp B.V. Voltage converter
US7800238B2 (en) * 2008-06-27 2010-09-21 Micron Technology, Inc. Surface depressions for die-to-die interconnects and associated systems and methods
US8399974B1 (en) * 2008-07-10 2013-03-19 Henkel Corporation Methods of dicing stacked shingled strip constructions to form stacked die packages
JP2010192680A (en) * 2009-02-18 2010-09-02 Elpida Memory Inc Semiconductor device
US8304888B2 (en) * 2009-12-22 2012-11-06 Fairchild Semiconductor Corporation Integrated circuit package with embedded components
US8115260B2 (en) * 2010-01-06 2012-02-14 Fairchild Semiconductor Corporation Wafer level stack die package
US8541886B2 (en) * 2010-03-09 2013-09-24 Stats Chippac Ltd. Integrated circuit packaging system with via and method of manufacture thereof
US8542030B2 (en) * 2010-11-09 2013-09-24 International Business Machines Corporation Three-dimensional (3D) stacked integrated circuit testing
US9824906B2 (en) 2013-09-03 2017-11-21 Altera Corporation Methods and structures for handling integrated circuits

Citations (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6184064B2 (en) *
US5675180A (en) * 1994-06-23 1997-10-07 Cubic Memory, Inc. Vertical interconnect process for silicon segments
US5828224A (en) * 1994-03-18 1998-10-27 Fujitsu, Limited Test carrier for semiconductor integrated circuit and method of testing semiconductor integrated circuit
US5854507A (en) * 1998-07-21 1998-12-29 Hewlett-Packard Company Multiple chip assembly
US5891761A (en) * 1994-06-23 1999-04-06 Cubic Memory, Inc. Method for forming vertical interconnect process for silicon segments with thermally conductive epoxy preform
US6064120A (en) * 1997-08-21 2000-05-16 Micron Technology, Inc. Apparatus and method for face-to-face connection of a die face to a substrate with polymer electrodes
US6184064B1 (en) * 2000-01-12 2001-02-06 Micron Technology, Inc. Semiconductor die back side surface and method of fabrication
US6204079B1 (en) * 1998-07-30 2001-03-20 Commissariat A L'energie Atomique Selective transfer of elements from one support to another support
US6214733B1 (en) * 1999-11-17 2001-04-10 Elo Technologies, Inc. Process for lift off and handling of thin film materials
US6285081B1 (en) * 1999-07-13 2001-09-04 Micron Technology, Inc. Deflectable interconnect
US6292007B1 (en) * 1997-05-19 2001-09-18 Si Diamond Technology Inc. Probe head assembly
US6329220B1 (en) * 1999-11-23 2001-12-11 Micron Technology, Inc. Packages for semiconductor die
US6331221B1 (en) * 1998-04-15 2001-12-18 Micron Technology, Inc. Process for providing electrical connection between a semiconductor die and a semiconductor die receiving member
US6343019B1 (en) * 1997-12-22 2002-01-29 Micron Technology, Inc. Apparatus and method of stacking die on a substrate
US6353268B1 (en) * 1997-08-22 2002-03-05 Micron Technology, Inc. Semiconductor die attachment method and apparatus
US6387728B1 (en) * 1999-11-09 2002-05-14 Advanced Semiconductor Engineering, Inc. Method for fabricating a stacked chip package
US6503776B2 (en) * 2001-01-05 2003-01-07 Advanced Semiconductor Engineering, Inc. Method for fabricating stacked chip package
US6562648B1 (en) * 2000-08-23 2003-05-13 Xerox Corporation Structure and method for separation and transfer of semiconductor thin films onto dissimilar substrate materials
US6583032B1 (en) * 1999-11-05 2003-06-24 Tokyo Seimitsu Co., Ltd. Method for manufacturing semiconductor chips
US6586825B1 (en) * 2001-04-26 2003-07-01 Lsi Logic Corporation Dual chip in package with a wire bonded die mounted to a substrate
US20030178715A1 (en) * 2002-03-20 2003-09-25 Bae Systems Method for stacking chips within a multichip module package
US6682955B2 (en) * 2002-05-08 2004-01-27 Micron Technology, Inc. Stacked die module and techniques for forming a stacked die module
US6706557B2 (en) * 2001-09-21 2004-03-16 Micron Technology, Inc. Method of fabricating stacked die configurations utilizing redistribution bond pads
US6753206B2 (en) * 1999-04-12 2004-06-22 Siliconware Precision Industries Co., Ltd. Dual-chip integrated circuit package with unaligned chip arrangement and method of manufacturing the same
US6869826B2 (en) * 1996-11-20 2005-03-22 Micron Technology, Inc. Methods for stacking wire-bonded integrated circuit dice on flip-chip bonded integrated circuit dice
US6943050B2 (en) * 2002-07-11 2005-09-13 Seiko Epson Corporation Method for making semiconductor device, semiconductor element composite, electro-optical apparatus, and electronic system
US20050202595A1 (en) * 2001-01-31 2005-09-15 Canon Kabushiki Kaisha Thin-film semiconductor device and method of manufacturing the same
US6959863B2 (en) * 2001-04-03 2005-11-01 Commissariat A L'engergie Atomique Method for selectively transferring at least an element from an initial support onto a final support
US6989285B2 (en) * 1996-05-20 2006-01-24 Micron Technology, Inc. Method of fabrication of stacked semiconductor devices
US7037756B1 (en) * 2001-08-30 2006-05-02 Micron Technology, Inc. Stacked microelectronic devices and methods of fabricating same
US7166495B2 (en) * 1996-02-20 2007-01-23 Micron Technology, Inc. Method of fabricating a multi-die semiconductor package assembly

Family Cites Families (44)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US1835350A (en) * 1929-07-30 1931-12-08 Alberta L Soffel Display cabinet
US4285433A (en) * 1979-12-19 1981-08-25 Western Electric Co., Inc. Method and apparatus for removing dice from a severed wafer
JPS5715455A (en) 1980-07-01 1982-01-26 Fujitsu Ltd Semiconductor device
US4589547A (en) * 1983-01-14 1986-05-20 Motorola Inc. Carrier for stacked semiconductor die
JPS6010634A (en) 1983-06-30 1985-01-19 Nec Kyushu Ltd Automatic sorter in semiconductor element manufacturing apparatus
JPS6248037A (en) 1985-08-28 1987-03-02 Toshiba Corp Conveyor of diced wafer
JPH01108008A (en) 1987-10-21 1989-04-25 Matsushita Electric Ind Co Ltd Cutting of semiconducting wafers
US5145099A (en) * 1990-07-13 1992-09-08 Micron Technology, Inc. Method for combining die attach and lead bond in the assembly of a semiconductor package
US5199564A (en) * 1992-03-13 1993-04-06 Minnesota Mining And Manufacturing Company Carrier tape for electronic through-hole components
US5477160A (en) * 1992-08-12 1995-12-19 Fujitsu Limited Module test card
JP2991398B2 (en) 1993-11-12 1999-12-20 株式会社トーショー Preparation method of injection drug
JPH09113577A (en) * 1995-10-20 1997-05-02 Toshiba Corp Semiconductor chip characteristic evaluation board and chip mounting method
US5719440A (en) * 1995-12-19 1998-02-17 Micron Technology, Inc. Flip chip adaptor package for bare die
US5952725A (en) * 1996-02-20 1999-09-14 Micron Technology, Inc. Stacked semiconductor devices
DE19626126C2 (en) * 1996-06-28 1998-04-16 Fraunhofer Ges Forschung A method of forming a spatial arrangement and spatial chip Chipanordung
US6274389B1 (en) * 1997-01-17 2001-08-14 Loctite (R&D) Ltd. Mounting structure and mounting process from semiconductor devices
EP0901154A3 (en) * 1997-09-04 2002-09-11 Hitachi, Ltd. Method and system for mounting semiconductor device, semiconductor device separating system, and method for fabricating IC card
EP0942460A1 (en) * 1998-03-13 1999-09-15 France Telecom Process for forming a low resistive Titanum silicide layer on a semiconductor substrate and device obtained thereby
US6660643B1 (en) * 1999-03-03 2003-12-09 Rwe Schott Solar, Inc. Etching of semiconductor wafer edges
US6400173B1 (en) * 1999-11-19 2002-06-04 Hitachi, Ltd. Test system and manufacturing of semiconductor device
DE19961791C2 (en) * 1999-12-21 2002-11-28 Infineon Technologies Ag Arrangement to test chip by means of a printed circuit board
US6605875B2 (en) * 1999-12-30 2003-08-12 Intel Corporation Integrated circuit die having bond pads near adjacent sides to allow stacking of dice without regard to dice size
US6474475B1 (en) * 2000-02-22 2002-11-05 Micron Technology, Inc. Apparatus for handling stacked integrated circuit devices
US6337225B1 (en) * 2000-03-30 2002-01-08 Advanced Micro Devices, Inc. Method of making stacked die assemblies and modules
US20020058357A1 (en) * 2000-05-16 2002-05-16 Siliconware Precision Industries Co., Ltd. Die attaching method
US6426552B1 (en) * 2000-05-19 2002-07-30 Micron Technology, Inc. Methods employing hybrid adhesive materials to secure components of semiconductor device assemblies and packages to one another and assemblies and packages including components secured to one another with such hybrid adhesive materials
US6258626B1 (en) * 2000-07-06 2001-07-10 Advanced Semiconductor Engineering, Inc. Method of making stacked chip package
US6627477B1 (en) * 2000-09-07 2003-09-30 International Business Machines Corporation Method of assembling a plurality of semiconductor devices having different thickness
JP3822043B2 (en) * 2000-09-25 2006-09-13 シャープ株式会社 The method of manufacturing a chip component assembly
EP1399583A4 (en) * 2000-10-27 2004-09-08 Diadexus Inc Compositions and methods relating to breast specific genes and proteins
JP3419398B2 (en) * 2001-02-23 2003-06-23 松下電器産業株式会社 Manufacturing method of a semiconductor device
JP3839323B2 (en) * 2001-04-06 2006-11-01 株式会社ルネサステクノロジ A method of manufacturing a semiconductor device
US6599764B1 (en) * 2001-05-30 2003-07-29 Altera Corporation Isolation testing scheme for multi-die packages
US6900528B2 (en) * 2001-06-21 2005-05-31 Micron Technology, Inc. Stacked mass storage flash memory package
JP4800524B2 (en) * 2001-09-10 2011-10-26 ルネサスエレクトロニクス株式会社 Method of manufacturing a semiconductor device, and a manufacturing apparatus
US6787916B2 (en) 2001-09-13 2004-09-07 Tru-Si Technologies, Inc. Structures having a substrate with a cavity and having an integrated circuit bonded to a contact pad located in the cavity
US6569709B2 (en) * 2001-10-15 2003-05-27 Micron Technology, Inc. Assemblies including stacked semiconductor devices separated a distance defined by adhesive material interposed therebetween, packages including the assemblies, and methods
US20030122236A1 (en) * 2002-01-02 2003-07-03 Shibaek Nam Semiconductor device having multi-chip package structure
US6774475B2 (en) * 2002-01-24 2004-08-10 International Business Machines Corporation Vertically stacked memory chips in FBGA packages
DE10208757B4 (en) * 2002-02-28 2006-06-29 Infineon Technologies Ag Method and storage device for testing semiconductor devices
US6867500B2 (en) * 2002-04-08 2005-03-15 Micron Technology, Inc. Multi-chip module and methods
US6752205B2 (en) * 2002-04-17 2004-06-22 Tam International, Inc. Inflatable packer with prestressed bladder
KR100468748B1 (en) * 2002-07-12 2005-01-29 삼성전자주식회사 Dicing tape mounter applicable a pre-cut dicing tape and general dicing tape and In-line system having the dicing tape mounter
US7061099B2 (en) * 2004-09-30 2006-06-13 Intel Corporation Microelectronic package having chamber sealed by material including one or more intermetallic compounds

Patent Citations (35)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6184064B2 (en) *
US5828224A (en) * 1994-03-18 1998-10-27 Fujitsu, Limited Test carrier for semiconductor integrated circuit and method of testing semiconductor integrated circuit
US6188126B1 (en) * 1994-06-23 2001-02-13 Cubic Memory Inc. Vertical interconnect process for silicon segments
US5675180A (en) * 1994-06-23 1997-10-07 Cubic Memory, Inc. Vertical interconnect process for silicon segments
US5891761A (en) * 1994-06-23 1999-04-06 Cubic Memory, Inc. Method for forming vertical interconnect process for silicon segments with thermally conductive epoxy preform
US7166495B2 (en) * 1996-02-20 2007-01-23 Micron Technology, Inc. Method of fabricating a multi-die semiconductor package assembly
US6989285B2 (en) * 1996-05-20 2006-01-24 Micron Technology, Inc. Method of fabrication of stacked semiconductor devices
US20060121645A1 (en) * 1996-05-20 2006-06-08 Ball Michael B Method of fabrication of stacked semiconductor devices
US6869826B2 (en) * 1996-11-20 2005-03-22 Micron Technology, Inc. Methods for stacking wire-bonded integrated circuit dice on flip-chip bonded integrated circuit dice
US7109059B2 (en) * 1996-11-20 2006-09-19 Micron Technology, Inc. Methods for stacking wire-bonded integrated circuit dice on flip-chip bonded integrated circuit dice
US6292007B1 (en) * 1997-05-19 2001-09-18 Si Diamond Technology Inc. Probe head assembly
US6064120A (en) * 1997-08-21 2000-05-16 Micron Technology, Inc. Apparatus and method for face-to-face connection of a die face to a substrate with polymer electrodes
US6353268B1 (en) * 1997-08-22 2002-03-05 Micron Technology, Inc. Semiconductor die attachment method and apparatus
US6343019B1 (en) * 1997-12-22 2002-01-29 Micron Technology, Inc. Apparatus and method of stacking die on a substrate
US6331221B1 (en) * 1998-04-15 2001-12-18 Micron Technology, Inc. Process for providing electrical connection between a semiconductor die and a semiconductor die receiving member
US5854507A (en) * 1998-07-21 1998-12-29 Hewlett-Packard Company Multiple chip assembly
US6204079B1 (en) * 1998-07-30 2001-03-20 Commissariat A L'energie Atomique Selective transfer of elements from one support to another support
US6753206B2 (en) * 1999-04-12 2004-06-22 Siliconware Precision Industries Co., Ltd. Dual-chip integrated circuit package with unaligned chip arrangement and method of manufacturing the same
US6285081B1 (en) * 1999-07-13 2001-09-04 Micron Technology, Inc. Deflectable interconnect
US6583032B1 (en) * 1999-11-05 2003-06-24 Tokyo Seimitsu Co., Ltd. Method for manufacturing semiconductor chips
US6387728B1 (en) * 1999-11-09 2002-05-14 Advanced Semiconductor Engineering, Inc. Method for fabricating a stacked chip package
US6214733B1 (en) * 1999-11-17 2001-04-10 Elo Technologies, Inc. Process for lift off and handling of thin film materials
US6329220B1 (en) * 1999-11-23 2001-12-11 Micron Technology, Inc. Packages for semiconductor die
US6184064B1 (en) * 2000-01-12 2001-02-06 Micron Technology, Inc. Semiconductor die back side surface and method of fabrication
US6562648B1 (en) * 2000-08-23 2003-05-13 Xerox Corporation Structure and method for separation and transfer of semiconductor thin films onto dissimilar substrate materials
US6503776B2 (en) * 2001-01-05 2003-01-07 Advanced Semiconductor Engineering, Inc. Method for fabricating stacked chip package
US20050202595A1 (en) * 2001-01-31 2005-09-15 Canon Kabushiki Kaisha Thin-film semiconductor device and method of manufacturing the same
US6959863B2 (en) * 2001-04-03 2005-11-01 Commissariat A L'engergie Atomique Method for selectively transferring at least an element from an initial support onto a final support
US6586825B1 (en) * 2001-04-26 2003-07-01 Lsi Logic Corporation Dual chip in package with a wire bonded die mounted to a substrate
US7037756B1 (en) * 2001-08-30 2006-05-02 Micron Technology, Inc. Stacked microelectronic devices and methods of fabricating same
US6847105B2 (en) * 2001-09-21 2005-01-25 Micron Technology, Inc. Bumping technology in stacked die configurations
US6706557B2 (en) * 2001-09-21 2004-03-16 Micron Technology, Inc. Method of fabricating stacked die configurations utilizing redistribution bond pads
US20030178715A1 (en) * 2002-03-20 2003-09-25 Bae Systems Method for stacking chips within a multichip module package
US6682955B2 (en) * 2002-05-08 2004-01-27 Micron Technology, Inc. Stacked die module and techniques for forming a stacked die module
US6943050B2 (en) * 2002-07-11 2005-09-13 Seiko Epson Corporation Method for making semiconductor device, semiconductor element composite, electro-optical apparatus, and electronic system

Cited By (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050073045A1 (en) * 2003-10-02 2005-04-07 Interdigital Technology Corporation Wireless coupling of stacked dies within system in package
WO2005041257A2 (en) * 2003-10-02 2005-05-06 Interdigital Technology Corporation Wireless coupling of stacked dies within system in package
WO2005041257A3 (en) * 2003-10-02 2005-08-11 Interdigital Tech Corp Wireless coupling of stacked dies within system in package
US6953994B2 (en) * 2003-10-02 2005-10-11 Interdigital Technology Corporation Wireless coupling of staked dies within system in package
US20050253225A1 (en) * 2003-10-02 2005-11-17 Interdigital Technology Corporation Wireless coupling of semiconductor dies
US7304374B2 (en) 2003-10-02 2007-12-04 Interdigital Technology Corporation Wireless coupling of semiconductor dies
US20080272994A1 (en) * 2007-05-03 2008-11-06 Novatek Microelectronics Corp. Apparatus for controlling the liquid crystal display
US20090096478A1 (en) * 2007-10-16 2009-04-16 Micron Technology, Inc. Reconfigurable connections for stacked semiconductor devices
US7816934B2 (en) * 2007-10-16 2010-10-19 Micron Technology, Inc. Reconfigurable connections for stacked semiconductor devices
US20110018574A1 (en) * 2007-10-16 2011-01-27 Brent Keeth Reconfigurable connections for stacked semiconductor devices
US8134378B2 (en) 2007-10-16 2012-03-13 Micron Technology, Inc. Reconfigurable connections for stacked semiconductor devices
US9214449B2 (en) 2007-10-16 2015-12-15 Micron Technology, Inc. Reconfigurable connections for stacked semiconductor devices

Also Published As

Publication number Publication date Type
US7217596B2 (en) 2007-05-15 grant
US7029931B2 (en) 2006-04-18 grant
US7755204B2 (en) 2010-07-13 grant
US20060063283A1 (en) 2006-03-23 application
US20030211655A1 (en) 2003-11-13 application
US7186576B2 (en) 2007-03-06 grant
US20040157373A1 (en) 2004-08-12 application
US20040056342A1 (en) 2004-03-25 application
US20040154722A1 (en) 2004-08-12 application
US20040154956A1 (en) 2004-08-12 application
US6682955B2 (en) 2004-01-27 grant

Similar Documents

Publication Publication Date Title
US6369448B1 (en) Vertically integrated flip chip semiconductor package
US5466634A (en) Electronic modules with interconnected surface metallization layers and fabrication methods therefore
US6639309B2 (en) Memory package with a controller on one side of a printed circuit board and memory on another side of the circuit board
US7078264B2 (en) Stacked semiconductor die
US6896760B1 (en) Fabrication of stacked microelectronic devices
US20070042594A1 (en) Semiconductor device and method of manufacturing the same
US5872025A (en) Method for stacked three dimensional device manufacture
US6522018B1 (en) Ball grid array chip packages having improved testing and stacking characteristics
US6982475B1 (en) Hermetic wafer scale integrated circuit structure
US20060057776A1 (en) Wafer stacking package method
US6759745B2 (en) Semiconductor device and manufacturing method thereof
US6885101B2 (en) Methods for wafer-level packaging of microelectronic devices and microelectronic devices formed by such methods
US6483181B2 (en) Multi-chip package
US20040178482A1 (en) Techniques for packaging a multiple device component
US6215193B1 (en) Multichip modules and manufacturing method therefor
US6117704A (en) Stackable layers containing encapsulated chips
US20030127719A1 (en) Structure and process for packaging multi-chip
US20060267173A1 (en) Integrated circuit package having stacked integrated circuits and method therefor
US6856009B2 (en) Techniques for packaging multiple device components
US20030148597A1 (en) Stacked die in die BGA package
US6977439B2 (en) Semiconductor chip stack structure
US20080001303A1 (en) Stacked, interconnected semiconductor packages
US6400574B1 (en) Molded ball grid array
US20050046006A1 (en) Unit semiconductor chip and multi chip package with center bonding pads and methods for manufacturing the same
US20070085189A1 (en) Semiconductor chip and method of manufacturing semiconductor chip