US20040107317A1 - Memory control apparatus and method for digital signal processing - Google Patents

Memory control apparatus and method for digital signal processing Download PDF

Info

Publication number
US20040107317A1
US20040107317A1 US10/686,270 US68627003A US2004107317A1 US 20040107317 A1 US20040107317 A1 US 20040107317A1 US 68627003 A US68627003 A US 68627003A US 2004107317 A1 US2004107317 A1 US 2004107317A1
Authority
US
United States
Prior art keywords
memory
dsps
control apparatus
instructions
control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10/686,270
Other languages
English (en)
Inventor
Yong-Hyun Lee
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Assigned to SAMSUNG ELECTRONICS CO., LTD. reassignment SAMSUNG ELECTRONICS CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: LEE, YONG-HYUN
Publication of US20040107317A1 publication Critical patent/US20040107317A1/en
Priority to US11/450,289 priority Critical patent/US7594045B2/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N1/00—Scanning, transmission or reproduction of documents or the like, e.g. facsimile transmission; Details thereof
    • H04N1/21—Intermediate information storage
    • H04N1/2104—Intermediate information storage for one or a few pictures
    • H04N1/2112—Intermediate information storage for one or a few pictures using still video cameras
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/76—Television signal recording
    • H04N5/765—Interface circuits between an apparatus for recording and another apparatus
    • H04N5/77—Interface circuits between an apparatus for recording and another apparatus between a recording apparatus and a television camera
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T1/00—General purpose image data processing
    • G06T1/20—Processor architectures; Processor configuration, e.g. pipelining
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N1/00—Scanning, transmission or reproduction of documents or the like, e.g. facsimile transmission; Details thereof
    • H04N1/21—Intermediate information storage
    • H04N1/2104—Intermediate information storage for one or a few pictures
    • H04N1/2112—Intermediate information storage for one or a few pictures using still video cameras
    • H04N1/212—Motion video recording combined with still video recording
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N23/00—Cameras or camera modules comprising electronic image sensors; Control thereof
    • H04N23/60—Control of cameras or camera modules
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N23/00—Cameras or camera modules comprising electronic image sensors; Control thereof
    • H04N23/60—Control of cameras or camera modules
    • H04N23/667—Camera operation mode switching, e.g. between still and video, sport and normal or high- and low-resolution modes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/44—Receiver circuitry for the reception of television signals according to analogue transmission standards
    • H04N5/445—Receiver circuitry for the reception of television signals according to analogue transmission standards for displaying additional information
    • H04N5/45—Picture in picture, e.g. displaying simultaneously another television channel in a region of the screen

Definitions

  • the present invention relates to a memory control apparatus and method for digital signal processing, and more particularly, to a system and method for operating a plurality of digital signal processors using one memory card.
  • a digital signal processor (hereinafter referred to as “DSP”) is used for real-time processing of a digital signal.
  • the digital signal typically includes data representing a serial number or a digital value used for indicating the corresponding analog signal.
  • the DSP is used in diverse fields including an audio system such as a small-sized disc player, a radio communication system such as a cellular phone, a digital still camera (hereinafter referred to as “DSC”), and a digital video camera (hereinafter referred to as “DVC”).
  • DSC digital still camera
  • DVC digital video camera
  • FIG. 1 is a perspective view of an apparatus for taking an image, in which a digital still camera and a digital video camera are integrated according to the related art
  • FIG. 2 is a block diagram of the apparatus illustrated in FIG. 1.
  • the body 10 of the apparatus includes a DSC signal conversion unit 40 , a DVC signal conversion unit 45 , a still image codec unit 50 , a moving image codec unit 55 , a storage unit 60 , an input unit 70 , a display unit 80 , and a control unit 90 .
  • a camera part 20 includes a housing 15 rotatably installed on the body 10 within a predetermined angle, a first camera 22 for taking a still image, and a second camera 24 for taking a moving image.
  • the first camera 22 and the second camera 24 are arranged to face each other.
  • the camera part 20 rotates clockwise or counterclockwise at a predetermined angle on an rotating axis X, and it is preferable that the camera part 20 rotates to the extent that a DSC lens group 22 a and a DVC lens group 24 a maintain balance with an image-taking direction A. That is, as shown in FIG. 2, it is preferable that, if the housing 15 is manually rotated at an angle of 180° or about 180°, the positions of the DSC lens group 22 a and the DVC lens group 24 a change the directions in which they are facing.
  • the first camera 22 has a DSC lens group 22 a , a DSC driving unit 22 b , a DSC detection unit 22 c , and a DSC image pickup unit 22 d .
  • the DSC lens group 22 a is for taking a still image, and the DSC driving unit 22 b moves a DSC zoom lens (not illustrated) and a DSC focus lens (not illustrated) under the control of the control unit 90 .
  • the DSC detection unit 22 c is a sensor for detecting the position of a lens under the control of the control unit 90 , and the DSC image pickup unit 22 d converts the image signal of an object, which has passed through the DSC zoom lens (not illustrated) and the DSC focus lens (not illustrated), into an electric image signal using a charge coupled device or any other suitable component.
  • the second camera 24 also has a DVC lens group 24 a , a DVC driving unit 24 b , a DVC detection unit 24 c , and a DVC image pickup unit 24 d , and its operation is the same as that of the first camera.
  • the DSC signal conversion unit 40 and the DVC signal conversion unit 45 remove noise included in electric signals output from the DSC image pickup unit 22 d and the DVC image pickup unit 24 c , and amplify gains so that the converted electric image signals are output with a constant or a substantially constant level. Also, the DSC signal conversion unit 40 and the DVC signal conversion unit 45 convert the electric analog signals into digital image signals, and output automatic control data through digital processing.
  • the still image codec unit 50 under the control of the control unit 90 , compresses the still image signal output from the DSC signal conversion unit 40 using a compression system such as JPEG.
  • the compressed still image data is stored in a storage medium such as a flash memory 62 of the storage unit 60 .
  • the moving image codec unit 55 under the control of the control unit 90 , compresses the moving image signal output from the DVC signal conversion unit 45 using a compression system such as JPEG.
  • the compressed moving image data is stored in a storage medium such as a tape 64 of the storage unit 60 .
  • the still image codec unit 50 discontinues the compression of the coded still image data stored in the flash memory 62 , and outputs the still image data to the display unit 80 .
  • the input unit 70 has an image-taking key 70 a for providing an image-taking command signal to the control unit 90 , and a plurality of manipulation buttons (not illustrated) for performing a plurality of functions.
  • the display unit 80 has a viewfinder 82 or an LCD panel 84 provided in one side of the main body 10 .
  • the display unit 80 displays the image taken through the DSC 22 or DVC 24 or the compression-released image under the control of the control unit 90 .
  • the control unit 90 controls the entire operation of the image-taking apparatus using various kinds of control programs stored in the storage unit 60 and the automatic control data outputted from the DSC signal conversion unit 40 or the DVC signal conversion unit 45 .
  • the control unit 90 determines what the selected image-taking mode is by an output signal of a mode sensing unit 30 , and drives the camera part 20 corresponding to the selected image-taking mode. For example, if signals which indicate an on state of the DSC 22 and an off state of the DVC 24 are input from the mode sensing unit 30 , the control unit 90 determines that the image-taking mode of the camera part 20 is the still image mode.
  • the control unit 90 drives the DSC 22 corresponding to the still image mode. If a record command signal is applied from the input unit 70 , the control unit 90 controls the still image codec unit 50 to compress the image signal of the object, while if a reproduction command signal is applied, it controls the still image codec unit 50 to discontinue the compression of the image signal, and then displays the image signal on the display unit 80 .
  • the DSC and the DVC have memories for storing image information, respectively, and in the case of integrating the two appliances, the size of the digital camera is increased, and the operating system for controlling the respective systems becomes complicated.
  • an object of the present invention is to provide a memory control apparatus and method for digital signal processing, and more particularly, a system and method for operating a plurality of digital signal processors using one memory card.
  • an embodiment of the present invention provides a memory control apparatus and method, adapted to operate with a plurality of digital signal processors (DSPs).
  • the memory control apparatus and method employ a switch, adapted to selectively route signals for input to the DSPs from a memory and for output from the DSPs to the memory, a buffer, adapted to selectively output to the DSPs memory information indicating that the memory is available, and a controller, adapted to control the switch to route the signals to and from the memory and DSPs and to control the buffer to selectively output the memory information.
  • the memory is a removable memory, such as a flash memory, and the memory information indicates that the memory has been inserted into a port for access by the memory control apparatus.
  • the switch includes a plurality of selection switches, coupled between the DSPs and the memory, which are controlled by the controller.
  • the buffer includes a three-state buffer which selectively outputs the memory information of the memory to the DSPs as controlled by the controller.
  • the apparatus and method further employ a key input unit, adapted to indicate an operation mode, such that the control unit controls recording of data in the memory or reproduction of data from the memory according to the operation mode indicated by the key input unit.
  • a key input unit adapted to indicate an operation mode
  • the control unit controls recording of data in the memory or reproduction of data from the memory according to the operation mode indicated by the key input unit.
  • one of the DSPs is employed with a digital still camera and another of the DSPs is employed with a digital video camera, and the controller controls the switch to route the signals to and from the memory and the DSPs of the digital still camera and digital video camera.
  • FIG. 1 is a perspective view illustrating an apparatus for taking an image, in which a digital still camera and a digital video camera are integrated according to the related art;
  • FIG. 3 is a block diagram illustrating main signal processing blocks according to an embodiment of the present invention.
  • FIG. 3 is a block diagram illustrating main signal processing blocks according to an embodiment of the present invention.
  • the memory control apparatus for a digital signal process includes a signal processing unit 100 for a digital still camera (hereinafter referred to as “DSP-1”), a signal processing unit 200 for a digital video camera (hereinafter referred to as “DSP-2”), a memory stick 500 , a selection switch 300 , a three-state buffer 400 , a key input unit 700 , and a control unit 600 .
  • DSP-1 digital still camera
  • DSP-2 digital video camera
  • the DSP- 1 100 and the DSP- 2 200 process digital signals of the digital still camera and the digital video camera, respectively.
  • the DSP- 1 and the DSP- 2 have interface units 110 and 210 for performing a digital signal input/output with the memory stick 500 , and the interface units 110 and 210 are respectively provided with clock terminals (SCLK) 120 and 220 , data terminals (SDIO) 160 and 260 , enable terminals (BS) 140 and 240 , and insert- 1 and insert- 2 terminals 170 and 270 which are signal terminals which indicate that the memory stick 500 has been inserted.
  • SCLK clock terminals
  • SDIO data terminals
  • BS enable terminals
  • insert- 1 and insert- 2 terminals 170 and 270 which are signal terminals which indicate that the memory stick 500 has been inserted.
  • the memory stick 500 can record or reproduce the digital signal, and has a clock terminal (SCLK), a memory stick enable terminal (BS), a data terminal (SDIO), and an insert terminal for outputting a signal for indicating that the memory stick 500 has been inserted.
  • SCLK clock terminal
  • BS memory stick enable terminal
  • SDIO data terminal
  • insert terminal for outputting a signal for indicating that the memory stick 500 has been inserted.
  • the memory stick 500 may be a semiconductor type flash memory which can be installed in the signal processing apparatus, or a card type flash memory such as C.F CARD, SD CARD, SMC CARD, MMC CARD, and so on, which is detachable from the apparatus.
  • the selection switch 300 selects and connects signals input/output among the DSP- 1 100 , the DSP- 2 200 and the memory stick 500 .
  • the three-state buffer 400 receives the insert signal which indicates the insertion of the memory stick 500 , and outputs the insert signal to the insert- 1 and insert- 2 terminals 170 and 270 under the control of the control unit 600 , so that the respective DSPs can communicate with the memory stick 500 .
  • the control unit 600 receives the key input from the key input unit 700 , and outputs a control signal 620 for switching the selection switch 300 and a control signal 630 for controlling the three-state buffer 400 .
  • the control unit 600 also controls the entire system.
  • the key input unit 600 is provided with a key for selecting a DSC mode and a DVC mode, and system control keys for the recording/reproducing operation.
  • the mode selection may be performed through a rotary contact switch operable without a separate key input. That is, the rotary contact switch senses the image-taking mode corresponding to the digital still camera or the digital video camera in accordance with the rotating angle of the camera part 20 with respect to the main body 10 as shown in FIG. 1. More preferably, it senses the image-taking mode corresponding to the camera part 20 based on an angle of 180° or about 180° when the camera part 20 is rotated.
  • FIG. 4 is a flowchart illustrating an example of the operation of the memory control apparatus for a digital signal process according to an embodiment of the present invention.
  • the control unit 600 determines whether the present mode is a read mode or a write mode through the key input unit 700 (step S 10 ), and if it is determined that the present mode is the read mode, it determines whether the memory stick 500 is inserted by interpreting the insert signal (step S 11 ). At this time, if it is determined that the memory stick 500 is not inserted, the control unit 600 controls an OSD (On-Screen Display) unit (not illustrated) to display that the memory stick 500 is not inserted (step S 12 ). Then, the control unit 600 determines whether to select the DSP- 1 mode or the DSP- 2 mode through the key input unit 700 (step S 13 ).
  • OSD On-Screen Display
  • the control unit 600 controls the selection switch 300 , so that the signals of the memory stick 500 can be connected to the respective terminals of the DSP- 1 . Specifically, it controls the clock terminal SCLK of the memory stick 500 to be connected to the clock terminal (SCLK) 120 of the DSP- 1 100 , and controls outputs of the enable terminal BS and the data terminal SDIO of the memory stick to be connected to the enable terminal (BS) 140 and the data terminal SDIO of the DSP- 1 100 , respectively.
  • the control unit 600 simultaneously outputs the control signal 630 for providing to the DSP- 1 100 the insert signal which indicates the insertion of the memory stick 50 , and which is input to the three-state buffer 400 .
  • control unit 600 controls the system so that the DSP- 1 100 reproduces the digital signal stored in the memory stick 500 and displays the reproduced signal on the display unit (not illustrated).
  • step S 13 the control unit 600 controls the selection switch 300 through the same process as above, so that the respective terminal signals of the memory stick 500 are connected to the respective terminals of the DSP- 2 .
  • the control unit 600 simultaneously outputs the control signal 630 for providing to the DSP- 2 the insert signal which indicates the insertion of the memory stick 500 , and which is input to the three-state buffer 400 .
  • the control unit 600 controls the system so that the DSP- 2 200 reproduces the digital signal stored in the memory stick 500 and displays the reproduced signal on the display unit (not illustrated).
  • the control unit 600 determines whether the memory stick 500 is inserted by interpreting the insert signal (step S 21 ). At this time, if it is determined that the memory stick 500 is not inserted, the control unit 600 controls the OSD unit (not illustrated) to display that the memory stick 500 is not inserted (step S 22 ). Then, the control unit 600 determines whether to select the DSP- 1 mode or the DSP- 2 mode through the key input unit 700 (step S 23 ).
  • step S 24 the control unit 600 controls the selection switch 300 , so that the signals of the respective terminals of the DSP- 1 can be connected to the terminals of the memory stick 500 .
  • the control unit 600 simultaneously outputs the control signal 630 to provide to the DSP- 1 the insert signal indicating the insertion of the memory stick 500 , which is input to the three-state buffer 400 . Also, the control unit 600 controls the system so that the signals output from the DSP- 1 200 are stored in the memory stick 500 .
  • step S 23 If the DSP- 2 mode, that is, the digital video camera mode, is selected at step S 23 (step S 25 ), the control unit 600 controls the selection switch 300 through the same process as above, so that the output signals of the respective terminals of the DSP- 2 are connected to the respective terminals of the memory stick 500 .
  • the control unit 600 simultaneously outputs the control signal 630 for providing the insert signal, which is input to the three-state buffer 400 , to the DSP- 2 200 . Also, the control unit 600 controls the system so that the output signals of the DSP- 2 200 are stored in the memory stick 500 .
  • the memory and the buffer are commonly used when a plurality of DSPs are processed, and thus an operation system having a simple construction is provided.

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Studio Devices (AREA)
  • Television Signal Processing For Recording (AREA)
US10/686,270 2002-11-28 2003-10-16 Memory control apparatus and method for digital signal processing Abandoned US20040107317A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/450,289 US7594045B2 (en) 2002-11-28 2006-06-12 Memory control apparatus for digital signal processing

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR1020020074893A KR100903792B1 (ko) 2002-11-28 2002-11-28 디지털 신호 처리용 메모리 제어 장치와 그 제어 방법
KR2002-74893 2002-11-28

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US11/450,289 Continuation US7594045B2 (en) 2002-11-28 2006-06-12 Memory control apparatus for digital signal processing

Publications (1)

Publication Number Publication Date
US20040107317A1 true US20040107317A1 (en) 2004-06-03

Family

ID=32310869

Family Applications (2)

Application Number Title Priority Date Filing Date
US10/686,270 Abandoned US20040107317A1 (en) 2002-11-28 2003-10-16 Memory control apparatus and method for digital signal processing
US11/450,289 Expired - Fee Related US7594045B2 (en) 2002-11-28 2006-06-12 Memory control apparatus for digital signal processing

Family Applications After (1)

Application Number Title Priority Date Filing Date
US11/450,289 Expired - Fee Related US7594045B2 (en) 2002-11-28 2006-06-12 Memory control apparatus for digital signal processing

Country Status (3)

Country Link
US (2) US20040107317A1 (ko)
EP (1) EP1427193B1 (ko)
KR (1) KR100903792B1 (ko)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050144385A1 (en) * 2003-12-30 2005-06-30 Mowery Keith R. Interfacing multiple flash memory cards to a computer system
US20050200741A1 (en) * 2004-03-10 2005-09-15 Samsung Electronics Co., Ltd. Image photography apparatus and manufacturing method thereof
US20060222170A1 (en) * 2005-03-31 2006-10-05 Payzant Nick L External system to provide an electronic device with access to memory external to the electronic device

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100708476B1 (ko) * 2005-10-20 2007-04-18 삼성전자주식회사 메모리카드의 성능을 고려한 영상화질 결정방법 및 이를적용한 촬영장치
US8520080B2 (en) 2011-01-31 2013-08-27 Hand Held Products, Inc. Apparatus, system, and method of use of imaging assembly on mobile terminal
TWI501141B (zh) * 2013-06-26 2015-09-21 Inventec Corp 資料燒錄裝置

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5430496A (en) * 1992-04-29 1995-07-04 Canon Kabushiki Kaisha Portable video animation device for creating a real-time animated video by combining a real-time video signal with animation image data
US6163828A (en) * 1998-05-22 2000-12-19 Lucent Technologies Inc. Methods and apparatus for providing multi-processor access to shared memory
US20010013131A1 (en) * 1998-02-10 2001-08-09 Hung-Min Wang Computerized advertisement broadcasting system
US20030020814A1 (en) * 2001-07-25 2003-01-30 Fuji Photo Film Co., Ltd. Image capturing apparatus

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62229491A (ja) * 1986-03-31 1987-10-08 Toshiba Corp 携帯可能記録媒体の読取り／書込み装置
KR930010844B1 (ko) * 1991-01-12 1993-11-12 삼성전자 주식회사 전자카메라의 비디오신호기록장치
JPH0668055A (ja) * 1991-07-02 1994-03-11 Toshiba Corp ディジタル信号処理装置
DE69739006D1 (de) * 1996-08-30 2008-11-06 Sony Corp Vorrichtung und verfahren zur aufnahme von standbildern und animationen
US5898459A (en) * 1997-03-26 1999-04-27 Lectrolarm Custom Systems, Inc. Multi-camera programmable pan-and-tilt apparatus
KR100254196B1 (ko) * 1997-06-30 2000-04-15 윤종용 Dsp칩을이용한e1/t1용음성처리모듈
KR100528443B1 (ko) * 1997-09-23 2006-01-27 삼성전자주식회사 디지털 신호 처리기의 데이터 전송 회로
KR100410986B1 (ko) * 2001-01-05 2003-12-18 삼성전자주식회사 디지털신호프로세서 외부메모리의 억세스제어방법

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5430496A (en) * 1992-04-29 1995-07-04 Canon Kabushiki Kaisha Portable video animation device for creating a real-time animated video by combining a real-time video signal with animation image data
US20010013131A1 (en) * 1998-02-10 2001-08-09 Hung-Min Wang Computerized advertisement broadcasting system
US6163828A (en) * 1998-05-22 2000-12-19 Lucent Technologies Inc. Methods and apparatus for providing multi-processor access to shared memory
US20030020814A1 (en) * 2001-07-25 2003-01-30 Fuji Photo Film Co., Ltd. Image capturing apparatus

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050144385A1 (en) * 2003-12-30 2005-06-30 Mowery Keith R. Interfacing multiple flash memory cards to a computer system
US20050200741A1 (en) * 2004-03-10 2005-09-15 Samsung Electronics Co., Ltd. Image photography apparatus and manufacturing method thereof
US20060222170A1 (en) * 2005-03-31 2006-10-05 Payzant Nick L External system to provide an electronic device with access to memory external to the electronic device

Also Published As

Publication number Publication date
US20060230194A1 (en) 2006-10-12
EP1427193A3 (en) 2007-09-05
US7594045B2 (en) 2009-09-22
KR20040046855A (ko) 2004-06-05
EP1427193B1 (en) 2014-03-19
EP1427193A2 (en) 2004-06-09
KR100903792B1 (ko) 2009-06-19

Similar Documents

Publication Publication Date Title
KR200287395Y1 (ko) 여러 종류의 메모리 카드를 지원하는 미디어 플레이어
US20050286856A1 (en) Portable media player with adaptive playback buffer control
US7594045B2 (en) Memory control apparatus for digital signal processing
JPH114404A (ja) デジタルスチルカメラ
EP2157779A2 (en) Video/audio data recording/reproducing apparatus
EP1995959A2 (en) Video apparatus having integrated terminal and control method thereof
EP1775945A2 (en) Image processing apparatus, image capturing apparatus, image processing method, and computer program
KR100233722B1 (ko) 디지털 비디오 디스크 재생장치의 디지털신호처리부 테스트장치
EP0954174B1 (en) Method and system for compressed image data storage and reproduction
US7493022B2 (en) Video signal processing apparatus and method
JP2004158953A (ja) 映像及び音声信号記録装置
US7454126B2 (en) Hard disk recorder having time-shift playback function
KR101115942B1 (ko) 텔레비젼 수상기에서의 섬네일 이미지 처리 장치 및 방법
KR100479946B1 (ko) 보안 기능을 갖는 디지털 비디오 플레이어
KR100518831B1 (ko) 콤비네이션 시스템 제어 방법 및 장치
JPH10224728A (ja) 画像記録装置及び画像再生装置
US20040001155A1 (en) Data recording and reproducing apparatus
EP1505590B1 (en) Combined tape player and optical media reader
JP2829025B2 (ja) 画像再生装置
JPS63284988A (ja) ディジタル電子カメラ
KR100289351B1 (ko) 영상편집기능을구비한자기기록/재생장치및방법
KR0173737B1 (ko) 메모리 카드와 그를 기록매체로 사용하는 캠코터에서의 데이터 기록재생방법
US20050063682A1 (en) [integrated control chip]
EP1553756A2 (en) Personal video recorder
JP2007082137A (ja) デジタルカメラ

Legal Events

Date Code Title Description
AS Assignment

Owner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LEE, YONG-HYUN;REEL/FRAME:014617/0415

Effective date: 20031014

STCB Information on status: application discontinuation

Free format text: EXPRESSLY ABANDONED -- DURING EXAMINATION