Connect public, paid and private patent data with Google Patents Public Datasets

Memory-module and a method of manufacturing the same

Download PDF

Info

Publication number
US20030116835A1
US20030116835A1 US10029979 US2997901A US20030116835A1 US 20030116835 A1 US20030116835 A1 US 20030116835A1 US 10029979 US10029979 US 10029979 US 2997901 A US2997901 A US 2997901A US 20030116835 A1 US20030116835 A1 US 20030116835A1
Authority
US
Grant status
Application
Patent type
Prior art keywords
module
semiconductor
fig
memory
board
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10029979
Inventor
Toshio Miyamoto
Asao Nishimura
Toshio Sugano
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date

Links

Images

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3114Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H01L23/49816Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5386Geometry or layout of the interconnection structure
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes
    • H01L25/10Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes the devices having separate containers
    • H01L25/105Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/50Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/18Printed circuits structurally associated with non-printed electric components
    • H05K1/181Printed circuits structurally associated with non-printed electric components associated with surface mounted components
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05005Structure
    • H01L2224/05008Bonding area integrally formed with a redistribution layer on the semiconductor or solid-state body, e.g.
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/0502Disposition
    • H01L2224/05022Disposition the internal layer being at least partially embedded in the surface
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/0502Disposition
    • H01L2224/05024Disposition the internal layer being disposed on a redistribution layer on the semiconductor or solid-state body
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0556Disposition
    • H01L2224/05569Disposition the external layer being disposed on a redistribution layer on the semiconductor or solid-state body
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0556Disposition
    • H01L2224/05571Disposition the external layer being disposed in a recess of the surface
    • H01L2224/05572Disposition the external layer being disposed in a recess of the surface the external layer extending out of an opening
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00
    • H01L2225/10All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices having separate containers
    • H01L2225/1005All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00
    • H01L2225/10All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices having separate containers
    • H01L2225/1005All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1047Details of electrical connections between containers
    • H01L2225/107Indirect electrical connections, e.g. via an interposer, a flexible substrate, using TAB
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01046Palladium [Pd]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01055Cesium [Cs]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01057Lanthanum [La]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • H01L2924/143Digital devices
    • H01L2924/1433Application-specific integrated circuit [ASIC]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1531Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901Structure
    • H01L2924/1904Component type
    • H01L2924/19041Component type being a capacitor
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/35Mechanical effects
    • H01L2924/351Thermal stress
    • H01L2924/3511Warping
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10007Types of components
    • H05K2201/10159Memory
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621Components characterised by their electrical contacts
    • H05K2201/10674Flip chip
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621Components characterised by their electrical contacts
    • H05K2201/10689Leaded Integrated Circuit [IC] package, e.g. dual-in-line [DIL]
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/15Position of the PCB during processing
    • H05K2203/1572Processing both sides of a PCB by the same process; Providing a similar arrangement of components on both sides; Making interlayer connections from two sides
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50Manufacturing or production processes characterised by the final manufactured product
    • Y02P70/60Greenhouse gas [GHG] capture, heat recovery or other energy efficient measures relating to production or assembly of electric or electronic components or products, e.g. motor control
    • Y02P70/611Greenhouse gas [GHG] capture, heat recovery or other energy efficient measures relating to production or assembly of electric or electronic components or products, e.g. motor control the product being a printed circuit board [PCB]

Abstract

The invention is intended to increase the density for mounting the semiconductor chips on a memory-module, to increase the capacity of the memory-module, and to realize the memory-module capable of coping with high-speed buses. The memory-module comprises a plurality of WPPs having protruded terminals as external terminals and wiring portions for expanding the pitch among the protruded terminals to be wider than the pitch among the bonding electrodes of semiconductor chips, TSOPs having semiconductor chips, outer leads as external terminals, and are mounted via the outer leads that are electrically connected to the bonding electrodes of the semiconductor chips, and a module board supporting the WPPs and the TSOPs, wherein the WPPs and the TSOPs are mounted by the simultaneous reflowing in a mixed manner on the module board.

Description

    FIELD OF THE INVENTION
  • [0001]
    The present invention relates to technology for manufacturing a semiconductor and, particularly, to technology that can be effectively applied to highly densely mounting the semiconductor chips on a memory-module.
  • BACKGROUND OF THE INVENTION
  • [0002]
    The technology described below is the one discussed by the present inventors in studying and accomplishing the present invention, and is roughly as described below.
  • [0003]
    A memory-module is one of the module products mounting a plurality of semiconductor devices.
  • [0004]
    The memory-module includes a plurality of semiconductor devices having memory chips that are mounted on one surface or on both the front and back surfaces of a module board. In mounting the memory on a personal computer or a work station, the memory-module mounts the memory by being mounted on a mother board provided in the personal computer or the work station with each module as a unit.
  • [0005]
    As the semiconductor device mounted on the memory-module, there has been used the one of the surface mount type called SMD (surface mount device) having a semiconductor chip sealed with a resin and having lead terminals (external terminals) for drawing the electrodes to the outside of the resin-sealed portion, as represented by TSOP (thin small outline package) and TCP (tape carrier package).
  • [0006]
    Module products of various structures have been disclosed in, for example, Japanese Patent Laid-Open Nos. 209368/1998, 258466/1989 and 86492/1995.
  • [0007]
    Japanese Patent Laid-Open No. 209368/1998 discloses a CPU (central processing unit) module, and Japanese Patent Laid-Open No. 258466/1989 discloses a memory-module mounting SMD parts having a DRAM (dynamic random access memory) chip. Japanese Patent Laid-Open No. 86492/1995 discloses technology for applying an underfiller resin in the MCM (multi-chip module).
  • SUMMARY OF THE INVENTION
  • [0008]
    The SMD parts to be mounted on the above-mentioned conventional memory-module have a large package size compared with the chip size due to the package body (semiconductor device body) that is sealed and the outer leads.
  • [0009]
    As a result, limitation is imposed on the number of the semiconductor chips that can be mounted on the module board.
  • [0010]
    There further arouses a problem in that due to the inductance added as a result of the sealing, it becomes difficult to design a memory-module having a high-speed interface to meet a high-speed CPU.
  • [0011]
    The object of the present invention is to provide a memory-module that offers an increased module capacity as a result of enhancing the density for mounting the semiconductor chips and is capable of coping with a high-speed bus, and a method of manufacturing the same.
  • [0012]
    The above and other objects as well as novel features of the present invention will become obvious from the description of the specification and the attached drawings.
  • [0013]
    Briefly described below are representative examples of the inventions disclosed in this application.
  • [0014]
    That is, the memory-module of the present invention comprises protruded terminal semiconductor devices having protruded terminals as external terminals, mounted via the protruded terminals, and are provided with wiring portions for expanding the pitch among the protruded terminals to be wider than the pitch among the bonding electrodes of semiconductor chips; lead terminal semiconductor devices having outer leads as external terminals, and are mounted via the outer leads that are electrically connected to the bonding electrodes of the semiconductor chips; and a module board supporting the protruded terminal semiconductor devices and the lead terminal semiconductor devices; wherein the protruded terminal semiconductor devices and the lead terminal semiconductor devices are mounted in a mixed manner on the module board.
  • [0015]
    Further, the memory-module of the invention comprises protruded terminal semiconductor devices of a chip size having protruded terminals as external terminals, mounted via the protruded terminals, and are provided with rewirings which are wiring portions for expanding the pitch among the protruded terminals to be wider than the pitch among the bonding electrodes in the areas of semiconductor chips; lead terminal semiconductor devices having outer leads as external terminals, and are mounted via the outer leads that are electrically connected to the bonding electrodes of the semiconductor chips; and a module board supporting the protruded terminal semiconductor devices and the lead terminal semiconductor devices; wherein the protruded terminal semiconductor devices and the lead terminal semiconductor devices are mounted in a mixed manner on the module board.
  • [0016]
    In mounting the protruded terminal semiconductor devices together with the lead terminal semiconductor devices in a mixed manner, therefore, the mounting is accomplished requiring mounting areas nearly equal to those of the semiconductor chips.
  • [0017]
    Therefore, the semiconductor chips can be mounted requiring the least areas, making it possible to increase the density for mounting the semiconductor chips.
  • [0018]
    This makes it possible to increase the module capacity of the memory-module.
  • [0019]
    The method of manufacturing a memory-module according to the present invention comprises a step for preparing protruded terminal semiconductor devices having protruded terminals as external terminals, and wiring portions for expanding the pitch of the protruded terminals to be wider than the pitch of the bonding electrodes of semiconductor chips; a step for preparing lead terminal semiconductor devices having outer leads which are the external terminals electrically connected to the bonding electrodes of the semiconductor chips; a step for arranging the protruded terminal semiconductor devices and the lead terminal semiconductor devices on a module board; and a step for simultaneously reflowing the protruded terminal semiconductor devices and the lead terminal semiconductor devices to mount them on the module board; wherein the protruded terminal semiconductor devices and the lead terminal semiconductor devices are mounted in a mixed manner on the module board.
  • [0020]
    Further, the method of manufacturing a memory-module of the present invention comprises a step for preparing protruded terminal semiconductor devices of a chip size having protruded terminals as external terminals, and rewirings which are wiring portions for expanding the pitch of the protruded terminals to be wider than the pitch of the bonding electrodes in the areas of semiconductor chips; a step for preparing lead terminal semiconductor devices having outer leads which are external terminals electrically connected to the bonding electrodes of the semiconductor chips; a step for arranging the protruded terminal semiconductor devices and the lead terminal semiconductor devices on a module board; and a step for simultaneously reflowing the protruded terminal semiconductor devices and the lead terminal semiconductor devices to mount them on the module board; wherein the protruded terminal semiconductor devices and the lead terminal semiconductor devices are mounted in a mixed manner on the module board.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • [0021]
    [0021]FIGS. 1A, 1B and 1C are diagrams illustrating the structure of a memory-module according to an embodiment 1 of the present invention, wherein FIG. 1A is a plan view, FIG. 1B is a side view, and FIG. 1C is a sectional view along the A-A section of FIG. 1A;
  • [0022]
    [0022]FIG. 2 is an enlarged partial sectional view illustrating, on an enlarged scale, a portion B in the sectional view of FIG. 1C;
  • [0023]
    [0023]FIG. 3 is a view of block circuits of the memory-module shown in FIG. 1;
  • [0024]
    [0024]FIG. 4 is a perspective view illustrating the appearance of the structure of a wafer process package (protruded terminal semiconductor device) mounted on the memory-module shown in FIG. 1;
  • [0025]
    [0025]FIGS. 5A and 5B are diagrams illustrating an SMD (lead terminal semiconductor device) mounted on the memory-module shown in FIG. 1 and the structure of a wafer process package, wherein FIG. 5A is a plan view of the SMD and FIG. 5B is a plan view of the wafer process package;
  • [0026]
    [0026]FIG. 6 is a process flow illustrating the steps for manufacturing the wafer process package mounted on the memory-module shown in FIG. 1;
  • [0027]
    [0027]FIGS. 7A, 7B, 7C, 7D, 7E and 7F are enlarged partial sectional views illustrating the structure of the semiconductor wafer corresponding to the major steps in the process flow shown in FIG. 6;
  • [0028]
    [0028]FIG. 8 is a basic mounting flow illustrating the procedure for mounting the wafer process package and the SMD on the module board so as to be mounted on the memory-module shown in FIG. 1;
  • [0029]
    [0029]FIG. 9 is a mounting flow illustrating the procedure for mounting the wafer process package on the module board so as to be mounted on the memory-module shown in FIG. 1;
  • [0030]
    [0030]FIG. 10 is an enlarged partial perspective view illustrating a method of applying an underfiller resin onto the wafer process package mounted on the memory-module shown in FIG. 1;
  • [0031]
    [0031]FIGS. 11A, 11B, 11C, 11D, 11E, 11F, 11G and 11H are views illustrating the permeation of the underfiller resin that is applied as shown in FIG. 10, and wherein FIGS. 11A, 11C, 11E and 11G are perspective views and FIGS. 11B, 11D, 11F and 11H are plan views showing the semiconductor chip in a see-through manner;
  • [0032]
    FIGS. 12 is a plan view illustrating a modified structure of the memory-module of the embodiment 1 of the present invention;
  • [0033]
    [0033]FIG. 13 is a plan view illustrating a modified structure of the memory-module of the embodiment 1 of the present invention;
  • [0034]
    [0034]FIGS. 14A, 14B, 14C, 14D, 14E, 14F, 14G and 14H are views illustrating the permeation of the underfiller resin that is applied according to a modified example of the embodiment 1 of the invention, and wherein FIGS. 14A, 14C, 14E and 14G are perspective views and FIGS. 14B, 14D, 14F and 14H are plan views illustrating a semiconductor chip in a see-through manner;
  • [0035]
    [0035]FIGS. 15A and 15B are view illustrating a modified structure of the memory-module according to the embodiment 1 of the present invention, wherein FIG. 15A is a plan view and FIG. 15B is a side view;
  • [0036]
    [0036]FIG. 16 is a side view illustrating the memory-module of FIG. 15 in a warped state;
  • [0037]
    [0037]FIG. 17 is a plan view illustrating a modified structure of the memory-module according to the embodiment 1 of the present invention;
  • [0038]
    [0038]FIG. 18 is a side view illustrating the memory-module of FIG. 17 in a warped state;
  • [0039]
    [0039]FIG. 19 is a plan view illustrating the structure of the memory-module according to an embodiment 2 of the present invention;
  • [0040]
    [0040]FIGS. 20A and 20B are views illustrating the structure of a memory-module according to an embodiment 3 of the present invention, wherein FIG. 20A is a plan view and FIG. 20B is a side view;
  • [0041]
    [0041]FIG. 21 is a diagram of block circuits of the memory-module shown in FIG. 20;
  • [0042]
    [0042]FIG. 22 is a bottom view illustrating the structure of a wafer process package (protruded terminal semiconductor device) mounted on the memory-module shown in FIG. 20;
  • [0043]
    [0043]FIG. 23 is a diagram of wirings on the side of the board illustrating an example of wirings on the module board at a portion C in the memory-module shown in FIG. 20;
  • [0044]
    [0044]FIG. 24 is a diagram of wirings illustrating a modified example of the bump arrangement on the wafer process package in the memory-module according to the embodiment 3 of the invention and a modified example of the wirings on the side of the board corresponding thereto;
  • [0045]
    [0045]FIG. 25 is a diagram of wirings illustrating a modified example of the bump arrangement on the wafer process package in the memory-module according to the embodiment 3 of the invention and a modified example of the wirings on the side of the board corresponding thereto;
  • [0046]
    [0046]FIG. 26 is a diagram of wirings illustrating a modified example of the bump arrangement on the wafer process package in the memory-module according to the embodiment 3 of the invention and a modified example of the wirings on the side of the board corresponding thereto;
  • [0047]
    [0047]FIG. 27 is a diagram of bump arrangement and wirings illustrating a further modified example of the bump arrangement on the wafer process package and of the wirings on the side of the board shown in FIG. 25;
  • [0048]
    [0048]FIGS. 28A, 28B and 28C are views illustrating the structure of a CSP which is a modified example of the protruded terminal semiconductor device mounted on the memory-module of the present invention, wherein FIG. 28A is a plan view, FIG. 28B is a sectional view and FIG. 28C is a bottom view;
  • [0049]
    [0049]FIGS. 29A and 29B are views illustrating the structure of a BGA of the chip face-up mounting system which is a modified example of the protruded terminal semiconductor device mounted on the memory-module of the present invention, wherein FIG. 29A is a perspective view illustrating the appearance and FIG. 29B is a sectional view; and
  • [0050]
    [0050]FIGS. 30A, 30B and 30C are views illustrating the structure of the BGA of the chip face-down mounting system which is a modified example of the protruded terminal semiconductor device mounted on the memory-module of the present invention, wherein FIG. 30A is a plan view, FIG. 30B is a sectional view and FIG. 30C is a bottom view.
  • DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • [0051]
    Embodiments of the present invention will now be described in detail with reference to the drawings.
  • [0052]
    (Embodiment 1)
  • [0053]
    [0053]FIG. 1 is a diagram illustrating the structure of a memory-module according to an embodiment 1 of the present invention, wherein FIG. 1A is a plan view, FIG. 1B is a side view and FIG. 1C is a sectional view along the A-A section of FIG. 1A, FIG. 2 is an enlarged partial sectional view illustrating, on an enlarged scale, a portion B in the sectional view of FIG. 1C, FIG. 3 is a view of block circuits of the memory-module shown in FIG. 1, FIG. 4 is a perspective view illustrating the appearance of the structure of a wafer process package (protruded terminal semiconductor device) mounted on the memory-module shown in FIG. 1, FIG. 5 is a diagram illustrating an SMD (surface mount-type semiconductor device having lead terminals, which is hereinafter referred to as lead terminal semiconductor device) mounted on the memory-module shown in FIG. 1 and the structure of a wafer process package, wherein FIG. 5A is a plan view of the SMD and FIG. 5B is a plan view of the wafer process package, FIG. 6 is a process flow illustrating the steps for manufacturing the wafer process package mounted on the memory-module shown in FIG. 1, FIGS. 7A, 7B, 7C, 7D, 7E and 7F are enlarged partial sectional views illustrating the structure of the semiconductor wafer corresponding to the major steps in the process flow shown in FIG. 6, FIG. 8 is a basic mounting flow illustrating the procedure for mounting the wafer process package and the SMD on the module board so as to be mounted on the memory-module shown in FIG. 1, FIG. 9 is a mounting flow illustrating the procedure for mounting the wafer process package on the module board so as to be mounted on the memory-module shown in FIG. 1, FIG. 10 is an enlarged partial perspective view illustrating a method of applying an underfiller resin onto the wafer process package mounted on the memory-module shown in FIG. 1, FIGS. 11A, 11C, 11E and 11G are perspective views illustrating the permeation of the underfiller resin that is applied as shown in FIG. 10 and FIGS. 11B, 11D, 11F and 11H are plan views showing the semiconductor chip in a see-through manner, FIGS. 12 and 13 are plan views illustrating the modified structures of the memory-module of the embodiment 1 of the present invention, FIGS. 14A, 14C, 14E and 14G are perspective views illustrating the permeation of the underfiller resin that is applied according to modified examples of the embodiment 1 of the invention and FIGS. 14B, 14D, 14F and 14H are plan views illustrating a semiconductor chip in a see-through manner, FIG. 15 is a view illustrating a modified structure of the memory-module according to the embodiment 1 of the present invention, wherein FIG. 15A is a plan view and FIG. 15B is a side view, FIG. 16 is a side view illustrating the memory-module of FIG. 15 in a warped state, FIG. 17 is a plan view illustrating a modified structure of the memory-module according to the embodiment 1 of the present invention, and FIG. 18 is a side view illustrating the memory-module of FIG. 17 in a warped state.
  • [0054]
    A memory-module 100 of the embodiment 1 shown in FIG. 1 comprises protruded terminal semiconductor devices having protruded terminals as external terminals, mounted via the protruded terminals and having wiring portions for expanding the pitch among the protruded terminals to be wider than the pitch among the bonding electrodes la of the semiconductor chips 1; TSOPs (thin small outline packages) which are lead terminal semiconductor devices 20 having semiconductor chips 1, outer leads 21 as the external terminals and are mounted via the outer leads 21 which are electrically connected to the bonding electrodes 1 a of the semiconductor chips 1; and a module board 2 for supporting the protruded terminal semiconductor devices and TSOPs 20; wherein the protruded terminal semiconductor devices and the TSOPs 20 are mounted in a mixed manner on the module board 2 by the simultaneous reflowing.
  • [0055]
    Here, the protruded terminal semiconductor device has a plurality of bump electrodes 11 (protruded terminals) that serve as the external terminals arranged in an area of a package body 13 (semiconductor device body), and wiring portions for expanding the pitch among the bump electrodes 11 to be wider than the pitch among the bonding electrodes 1 a of the semiconductor chip 1.
  • [0056]
    The lead terminal semiconductor device has a plurality of outer leads 21 serving as the external terminals that are arranged protruding from the package body 22 (semiconductor device body).
  • [0057]
    In the protruded terminal semiconductor device and the lead terminal semiconductor device, the bonding electrodes 1 a of the semiconductor chip 1 are formed by using, for example, aluminum or the like, and are electrically connected to the bonding wires when the wires are to be bonded.
  • [0058]
    The external terminals of the protruded terminal semiconductor device and of the lead terminal semiconductor device are electrically connected to the connection electrodes on the side of the module board 2 when the semiconductor devices are mounted on the mounting board such as the module board 2.
  • [0059]
    The embodiment 1 deals with the case where the protruded terminal semiconductor device is a wafer process package (hereinafter abbreviated as WPP) 10 which is a small semiconductor device of a chip size.
  • [0060]
    Therefore, the memory-module 100 of the embodiment 1 includes WPPs 10 which are the protruded terminal semiconductor devices of a chip size, TSOPs 20 which are SMD (surface mount type package) parts and are lead terminal semiconductor devices, and an EEPROM (electrically erasable programmable read-only memory) 5 which is a nonvolatile read-only memory as an example of another lead terminal semiconductor device, that are mounted in a mixed manner on the module board 2.
  • [0061]
    Here, as shown in FIG. 4, the WPP 10 is a protruded terminal semiconductor device having bump electrodes 11 which are the protruded terminals serving as the external terminals, and is mounted on the module board 2 via bump electrodes 11, and is provided with rewirings 12 which are wiring portions for expanding the pitch among the bump electrodes 11 to be wider than the pitch among the bonding electrodes 1 a in an area of the semiconductor chip 1.
  • [0062]
    The bump electrodes 11 used for the WPP 10 have little dispersion in the height, decreasing percent defective when it is mounted on the board and, hence, improve the mounting yield. Besides, the bump electrodes 11 have a mounting height of about 0.13 mm, which makes it possible to decrease the mounting height.
  • [0063]
    Referring to FIG. 1, on the memory-module 100 are further mounted capacitors 3, small surface-attached resistors 4 and other electronic parts in addition to the WPPs 10, TSOPS 20 and EEPROM 5.
  • [0064]
    That is, the memory-module 100 of the embodiment 1 includes 18 WPPs 10, two TSOPs 20, 18 capacitors 3, 36 small surface-attached resistors 4 and one EEPROM 5 that are mounted on either the front surface or the back surface thereof, and 18 WPPs 10 that are mounted on the surface on the opposite side thereof.
  • [0065]
    In the memory-module 100 of the embodiment 1, there are arranged the WPPs 10 in a total number of 18 in a sequence on both sides of the two TSOPs 20 (ten on one side and eight on the other side with the TSOPs 20 being sandwiched therebetween) on one surface of the module board 2.
  • [0066]
    Between the two TSOPs 20, the one (TSOP 20 arranged on the upper side in FIG. 1) is a PLL (phase-locked loop) 6 which is a frequency control means and the other one (TSOP 20 arranged on the lower side in FIG. 1) is a register 8 having a register function.
  • [0067]
    That is, in the memory-module 100 of the embodiment 1, both the PLL 6 and the register 8 are the lead terminal semiconductor devices.
  • [0068]
    Each capacitor 3 is arranged to correspond to each WPP 10 close thereto.
  • [0069]
    Further, a total of 36 small surface-attached resistors 4 are arranged in sequence; i.e., two for each WPP 10. The small surface-attached resistors 4 are provided to correspond to the I/Os of the memory-module 100. In the memory-module 100 of the embodiment 1, there are provided 36 I/Os on one surface and, hence, the surface-attached resistors 4 are mounted in a number of 36. The small surface-attached resistors 4 of the number of 36 are arranged in a sequence nearly along and near the connection terminals 2 a which are the external terminals of the module board 2.
  • [0070]
    Referring to FIG. 1A, the module board 2 of the memory-module 100 measures, for example, L=133.35 mm and M=38.1 mm, and the mounting height (max) is N=4 mm as shown in FIG. 1B.
  • [0071]
    In the memory-module 100 of the embodiment 1, further, the TSOPs 20 and the WPPs 10 are mounted by the simultaneous reflowing. As shown in FIG. 2, however, the WPP 10 is sealed with the underfiller resin after the reflow, so that a sealing portion 14 is formed.
  • [0072]
    That is, the surrounding of the bump electrodes 11 between the package body 13 of WPP 10 and the module board 2 is sealed with a resin thereby to form the sealed portion 14.
  • [0073]
    The memory-module 100 shown in FIG. 1 uses the WPPs 10 as DRAMs and further uses the module board 2 of a bus of a width of 72 bits with error code correction.
  • [0074]
    Therefore, the memory-module 100 mounts a total of 36 DRAMs (WPPs 10) on both the front and back surfaces of the module board 2. When the DRAM has, for example, 64 megabits (16 M×4), the DRAM module has a constitution of 16 words×72 bits×2 banks.
  • [0075]
    [0075]FIG. 3 is a diagram of block circuits of the memory-module 100 shown in FIG. 1, i.e., the diagram of block circuits of the DRAM module of the constitution of 16 words×72 bits×2 banks.
  • [0076]
    In the structure of FIG. 3, the RS0 system and the RS2 system of the bank 1 operate simultaneously, and the RS1 system and the RS3 system of the bank 2 operate simultaneously. The bank 1 or the bank 2 is selected by a register 8. When the bank 1 is read out, the bank 2 is not read out. Similarly, when the bank 2 is read out, the bank 1 is not read out.
  • [0077]
    A terminal A (S0 to S3) of the register 8 is connected to a chip select (CS) terminal of the DRAM (WPP 10) of either the bank 1 or the bank 2. The bank that is selected by the register 8 forms an input to the CS terminal of the selected semiconductor chip 1.
  • [0078]
    D0 to D35 of each chip represent the WPPs 10 of the number of 36, and the [I (input)/O (output) 0 to I/O 3] terminals of each chip are connected to the connection terminals 2 a of the module board 2 as independent terminals.
  • [0079]
    In all DRAMs, the I/Os used as data consist of 64 bits of from DQ0 to DQ63, and the I/Os used as check consist of 8 bits of from CB0 to CB7. The sum of the two constitutes a two-bank constitution of 72 bits.
  • [0080]
    Symbols attached to the terminals shown in FIG. 3 are described below. [A0 to A11] are address inputs, [DQ0 to DQ63] are data inputs/outputs, [CB0 to CB7] are check bits (data inputs/outputs), [S0 to S3] are chip select inputs, [RE] is a row enable (RAS) input, [CE] is a column enable (CAS) input, [W] is a write enable input, [DQMB0 to DQMB7] are bite data masks, [CK0 to CK3] are clock inputs, [CKE0] is a clock enable input, [WP] is a write protection for serial PD, [REGE] is a register enable, [SDA] is a data input/output for serial PD, [SCL] is a clock input for serial PD, [SA0 to SA2] are serial address inputs, [Vcc] is a power source of the high-potential side, [Vss] is a ground, and [NC] is a non-connection.
  • [0081]
    Next, the structure of the WPP 10 will be described in detail. Referring to FIG. 4, the bonding electrodes 1 a of the semiconductor chip 1 in the WPP 10 are electrically connected to the solder bump electrodes 11 which are the external terminals through rewirings 12.
  • [0082]
    That is, the bonding electrodes 1 a arranged at a narrow pitch are expanded by the rewirings 12 to a pitch of the bump electrodes 11 that are electrically connected thereto.
  • [0083]
    This is to form a package of a chip size by forming functional portions of the elements in a unit of the wafer and, then, effecting the dicing to divide into individual semiconductor chips 1.
  • [0084]
    Therefore, the device is efficiently produced at a low cost compared with the small packages assembled by a method of production similar to that of manufacturing packages of the SMD (surface mount type) parts.
  • [0085]
    [0085]FIG. 5 illustrates the TSOP 20 which is an SMD part and the WPP 10 which is the protruded terminal semiconductor device of the chip size, from which a difference in the size can be comprehended.
  • [0086]
    [0086]FIG. 5A is a plan view of the TSOP 20 mounted on the memory-module 100 shown in FIG. 1, and FIG. 5B is a plan view of the WPP 10 mounted on the memory-module 100 shown in FIG. 1.
  • [0087]
    As shown in FIG. 5, compared to the DRAM of the SMD (surface mount) type package such as TSOP 20, the WPP 10 can be realized in a small size since it has neither the inner leads nor the outer leads 21.
  • [0088]
    By mounting the DRAMs in the form of WPPs 10 on the module board 2 as in the memory-module 100 of the embodiment 1, therefore, the mounting area can be greatly reduced as compared to when the TSOPs 20 that are formed by being individually treated are mounted.
  • [0089]
    That is, by mounting the WPPs 10, the mounting area can be minimized so far as the semiconductor chips 1 are mounted and, hence, the module capacity can be greatly increased.
  • [0090]
    The same capacity can be realized even by mounting the flip chips which is the mounting of bare chips. In mounting the flip chips, however, there is formed no rewiring 12. Accordingly, the pitch is small among the external terminals, and it is not allowed to accomplish the mounting by reflow simultaneously with the SMD type parts. Therefore, the parts mounting the bare chips must be mounted one by one by using a flip chip bonder, which is inferior in efficiency to mounting the WPPs 10.
  • [0091]
    In other words, the WPPs 10 are mounted without using any special mounting device such as the flip chip bonder, and makes it possible to decrease the number of the steps for mounting.
  • [0092]
    Further, the WPPs 10 can be mounted permitting the pitch among the bump electrodes 11 that are the external terminals to be expanded to be broader than the pitch of when the flip chips are mounted, enabling the wiring rule to be broadened on the module board 2. This does not drive up the cost of the module board 2, and makes it possible to realize the memory-module 100 of a highly dense mounted form suppressing the cost.
  • [0093]
    In the WPP 10, further, the wiring lengths from the bonding electrodes 1 a of the semiconductor chip 1 to the bump electrodes 11 which are the external terminals become shorter than the wiring lengths from the bonding electrodes 1 a to the ends of the outer leads 21 of the SMD part such as TSOP 20, making it possible to transfer signals at a high speed.
  • [0094]
    This enables the memory-module 100 to operate at high speeds and, hence, to cope with a high-speed bus.
  • [0095]
    Described below is the reason why the semiconductor devices (packages) mounted on the memory-module 100 of the embodiment 1 are not all in the form of WPPs 10, i.e., why the WPPs 10 which are the protruded terminal semiconductor devices of the chip size and the SMD parts (TSOPs 20 in the embodiment 1) are mounted in a mixed manner.
  • [0096]
    The WPPs 10 are formed by treating the wafers in the preceding steps. In the subsequent steps, therefore, they are all treated in a unit of the wafer even in a step of forming the devices one by one.
  • [0097]
    When the number of non-defective products is small in a piece of wafer, the defective products must be worked, driving up the cost.
  • [0098]
    As a result, for some kinds of products for which the yields of the semiconductor wafers are not so high, no cost merit is obtained.
  • [0099]
    Further, a reticle for exposure to light must be prepared for every kind of products. For the products that are not produced in large quantity, therefore, a material having general applicability is used for the semiconductor devices (packages) that are incorporated in the lead frames. Therefore, the products that are not produced in large quantity are better not in the form of the WPPs 10.
  • [0100]
    Besides, physical conditions play important roles. From a relationship between the number of the terminals to be drawn out and the chip size, the logical devices in the form of small chips but having many terminals to be drawn out, are better not in the form of the WPP 10. This is because the electrode pads (diffusion-preventing adhesion layers 7 c shown in FIG. 7) and the bump electrodes 11 cannot be formed after the rewirings 12 are formed from the bonding electrodes 1 a.
  • [0101]
    Therefore, the devices that are better formed as WPPs 10 are those chips produced maintaining a high yield and obtained in a large number per a wafer and, particularly, are those small memory devices.
  • [0102]
    On the other hand, the devices that are not better in the form of WPPs 10 are those chips produced maintaining a low yield and obtained in a small number per a wafer and, particularly, are those large chips, end devices or devices produced in small quantity. Further, when an ASIC (application specific integrated circuit) having many external terminals compared to the chip area, is obtained in the form of the WPP 10, a sufficiently large pitch is not often maintained among the bump electrodes 11. In this case, too, the package should be in a conventional form for easy mounting.
  • [0103]
    Next, described below is a method of manufacturing the WPP 10 with reference to a process flow of WPP 10 (see FIG. 1) shown in FIG. 6 and sectional views of the wafer shown in FIG. 7 corresponding to the principal steps in the process flow.
  • [0104]
    First, the wafer is subjected to a pre-treatment at step S1 shown in FIG. 6. The bonding electrode la is exposed on the main surface of the silicon board 7 shown in FIG. 7A thereby to form an inorganic insulating protection film 7 a.
  • [0105]
    Then, a WPP first insulating layer is formed at step S2. That is, as shown in FIG. 7B, the first insulating layer 7 b of polyimide or fluorine-contained resin is formed on the inorganic insulating protection film 7 a of the silicon board 7.
  • [0106]
    Then, at step S3, a WPP rewiring layer is formed. That is, as shown in FIG. 7C, a rewiring 12 is formed on the first insulating layer 7 b being electrically connected to the bonding electrode 1 a.
  • [0107]
    Then, at step S4, a WPP second insulating layer is formed. That is, as shown in FIG. 7D, a second insulating layer 7 d comprising polyimide or epoxy is formed on the rewiring 12.
  • [0108]
    Then, at step S5, a WPP-UBM (underbump metal) is formed. That is, as shown in FIG. 7E, a diffusion-preventing adhesion layer 7 c which is a UBM is formed being electrically connected to the rewiring 12.
  • [0109]
    Then, at step S6, the wafer is inspected (W-test). This is to inspect whether the wafer has been treated as contemplated relying on the electric characteristics by bringing a probe needle into contact with the electrode pad formed on a scribe area of the semiconductor wafer (silicon board 7).
  • [0110]
    Then, at step S7, the silicon board 7 is inspected by using the probe (P-test 1). This is to detect defective portions by inspecting whether the semiconductor chip 1 electrically works properly by bringing the probe needle into contact with the bonding electrode 1 a of the silicon board 7.
  • [0111]
    Then, at step S8, the defective portions are relieved; i.e., laser blown fuses is executed. This is to relieve defective portions by cutting the fuse in a redundancy circuit by laser beam.
  • [0112]
    Then, at step S9, test is effected by using probe (P-test 2). This is to make sure whether the defective portion relieved by the P-test 1 has been corrected.
  • [0113]
    Then, at step S10, marking is effected on the back surface of the wafer to attach a predetermined mark to the back surface of the silicon board 7.
  • [0114]
    Then, a bump is formed at step S11. That is, as shown in FIG. 7F, a bump electrode 11 (protruded terminal) which is an external terminal of the WPP 10 is formed on the diffusion-preventing adhesion layer 7 c which is the UBM provided at an end drawn out from the bonding electrode 1 a on the rewiring 12.
  • [0115]
    Here, the bump electrode 11 is formed by, for example, a printing method. A metal mask corresponding to the bump-forming position is disposed on the wafer (silicon board 7), a solder paste is applied, the metal mask is removed, followed by reflowing at one time to form the bump electrodes 11 at one time on the wafer.
  • [0116]
    Then, at step S12, the semiconductor wafer, i.e., the silicon board 7 is cut by dicing, thereby to form the WPP 10 as shown in FIG. 4.
  • [0117]
    Then, at step S13, the WPP 10 is subjected to the aging, i.e., to the burn-in (BI) testing.
  • [0118]
    At step S14, the single products are sorted out to select non-defective WPPs 10.
  • [0119]
    Thus, the fabrication of the WPP 10 is completed.
  • [0120]
    In the procedure of production shown in FIG. 6, no back grinding step (hereinafter abbreviated as BG) for grinding the back surface of the silicon board 7 was executed after the test by using the probe (P-test 2) at step S9. However, the BG step may be executed after step S9 of test by using the probe (P-test 2) but before step S10O of marking the back surface of the wafer.
  • [0121]
    Here, the BG step is to decrease the height of the WPP 10 by decreasing the thickness of the silicon board 7 by grinding the back surface of the silicon board 7.
  • [0122]
    In other words, this is to decrease the thickness of the semiconductor chip 1 in order to decrease the thickness of the WPP 10.
  • [0123]
    Upon executing the BG step, it is allowed to decrease the height of mounting the WPP 10 (e.g., to decrease to 1 mm or less).
  • [0124]
    Through the BG step, further, the thickness of the silicon board 7 can be decreased. Even when the scribing width on the silicon board 7 is decreased at the time of dicing to obtain an increased number of the chips, the dicing is effected without hindering the infiltration of the cooling water at the time of dicing into the scribe grooves.
  • [0125]
    This prevents damage to the silicon board 7 at the time of dicing, and enhances the yield of the silicon boards 7. This is particularly effective at the time of dicing the silicon board 7 having a diameter of 300 mm.
  • [0126]
    Further, steps S6 to S9 (test of wafer (W-test), test using probe (P-test 1), relief by laser, test using probe (P-test 2)) in the procedure of production shown in FIG. 6 may be executed between step S1 of putting the wafer to the pre-treatment and step S2 of forming the WPP first insulating layer.
  • [0127]
    That is, steps S6 to S9 are executed after the step S1 of putting the wafer to the pre-treatment.
  • [0128]
    This makes it possible to execute a series of tests using the probe prior to forming the insulating film on the silicon board 7 and to assemble the WPP 10 without leaving damage even in case the bonding electrode 1 a is damaged.
  • [0129]
    Next, described below with reference to FIGS. 8 and 9 is a method of manufacturing the memory-module 100 shown in FIG. 1 of the embodiment 1.
  • [0130]
    The memory-module 100 shown in FIG. 1 is obtained by mounting the WPPs 10 on both the front and back surfaces of the module board 2 and mounting the TSOPs 20 on one surface thereof.
  • [0131]
    First, the WPPs 10 are produced in compliance with the process flow shown in FIG. 6.
  • [0132]
    That is, the WPPs 10 (protruded terminal semiconductor devices) of the chip size shown in FIG. 4 are prepared through the pre-treatment of the wafer (prepared in a number of 18×2=36), the WPPs 10 having bump electrodes 11 (protruded terminals) serving as external terminals, and rewirings 12 (wiring portions) in the areas of the semiconductor chips 1 for expanding the pitch among the bump electrodes 11 to be wider than the pitch among the bonding electrodes 1 a.
  • [0133]
    In the embodiment 1, the semiconductor chip 1 possessed by the WPP 10 is a DRAM.
  • [0134]
    In addition to the WPPs 10, there are assembled the lead terminal semiconductor devices which are SMD parts to be mounted on the module board 2.
  • [0135]
    There are prepared two TSOPs 20 (one being a PLL 6 and the other being a register 8) which are lead terminal semiconductor devices having outer leads 21 that are external terminals electrically connected to the bonding electrodes la of the semiconductor chips 1, an EEPROM 5 (lead terminal semiconductor device), and small surface-attached resistors 4 of a number of 36×2=72.
  • [0136]
    The mounting procedure will be roughly described in compliance with the basic flow for mounting the parts shown in FIG. 8.
  • [0137]
    At step S15, first, the solder is printed on the module board 2 to form terminals (land pads) for electric connection to the ends of the outer leads 21 of the lead terminal semiconductor devices and to the bump electrodes 11 of the WPPs 10.
  • [0138]
    Thereafter, SMDs are mounted at step S16 and WPPs 10 are mounted at step S17.
  • [0139]
    Then, at step S18, reflowing is effected at one time in order to electrically connect the outer leads 21 of the lead terminal semiconductor devices to the land pads, and the bump electrodes 11 of the WPPs 10 to the land pads.
  • [0140]
    Then, washing is effected at step S19. The washing, however, may not be effected.
  • [0141]
    Further, at step S20, a resin is underfilled to effect the sealing.
  • [0142]
    Next, the method of manufacturing the memory-module 100 will be described in detail by using the mounting flow closely illustrated in FIG. 9.
  • [0143]
    At step S21 shown in FIG. 9, first, the solder is printed on predetermined portions on the module board 2.
  • [0144]
    Then, at step S22, the parts are mounted on the surfaces of the module. Here, predetermined numbers of WPPs 10 (of a number of 18), TSOPs 20 (of a number of 2), small surface-attached resistors 4 (of a number of 36) and EEPROM 5 (of a number of 1) are arranged on the front surface of the module board 2 using a mounting machine.
  • [0145]
    Then, at step S23, all of the above-mentioned parts on the front surface of the module board 2 are mounted by the batchwise (simultaneous) solder reflowing.
  • [0146]
    Then, at step S24, the parts are mounted on the back surface of the module. Here, the parts are arranged on the back surface of the module board 2 by using the mounting machine in the same manner as on the front surface.
  • [0147]
    Then, at step S25, all of the above-mentioned parts on the back surface of the module board 2 are mounted by the batchwise (simultaneous) solder reflowing.
  • [0148]
    Thus, the memory-module 100 is fabricated mounting (in a mixed manner) predetermined numbers of WPPs 10 (of a number of 18×2), TSOPs 20 (of a number of 2), small surface-attached resistors 4 and EEPROM 5 on both the front and back surfaces of the module board 2.
  • [0149]
    Then, washing is effected at step S26.
  • [0150]
    Washing, however, may not be effected.
  • [0151]
    Then, at step S27, the module is tested. That is, the memory-module 100 is inspected in a predetermined manner to detect defective chips.
  • [0152]
    Then, at step S28, the defective chips are repaired and are exchanged. In this case, the solder is melted by being heated again, the defective chip (defective semiconductor device) is removed and is replaced by a non-defective chip (non-defective semiconductor device).
  • [0153]
    Then, at step S29, all parts are mounted by effecting the reflowing again.
  • [0154]
    Thereafter, washing is effected at step S30.
  • [0155]
    Washing, however, may not be effected.
  • [0156]
    Then, at step S31, the WPPs 10 are sealed by being underfilled with the resin. The underfilling is that when the WPP 10 has a relatively large chip size like DRAM and fails to exhibit a sufficient function for buffering stress to the bump electrodes 11, the resin 9 is applied between the package body 13 of the WPP 10 and the module body 2 to decrease the stress exerted on the bump electrodes 11.
  • [0157]
    That is, the underfilling is a sealing with resin between the package body 13 of the WPP 10 and the module board 2, in order to solidify and protect the surrounding of the bump electrode 11 with the resin 9.
  • [0158]
    To effect the underfilling, the liquid resin 9 is applied onto the module board 2 one surface by one surface from a nozzle 60 a of a dispenser 60 shown in FIG. 10. That is, the resin 9 is applied onto the WPPs 10 on the front and back surfaces of the module board 2 one surface by one surface.
  • [0159]
    After the application has been finished on both surfaces, the front and back surfaces of the module board 2 are heated at one time to simultaneously cure the resin 9 on the front and back surfaces. That is, after the application of the resin 9 on both surfaces has been finished, the two surfaces are simultaneously cured (hardened) by baking by heating the atmosphere or by the like means.
  • [0160]
    Then, at step S32 as shown in FIG. 9, casing is effected, and the module is finally tested at step S33.
  • [0161]
    Predetermined data are written into the EEPROM 5 by using a special writer.
  • [0162]
    Thus, the assembling of the memory-module 100 shown in FIG. 1 is completed.
  • [0163]
    Here, mounting the bare chip that requires the same area as when the WPP 10 is mounted will be described for the purpose of comparing the two.
  • [0164]
    First, in mounting the bear chip, the bonding electrodes 1 a are mounted on the mounting board without being rearranged by rewirings 12. Therefore, the pitch is narrow among the external terminals, the wiring rule becomes strict on the mounting board, and the cost of the mounting board is driven up. In assembling the module, further, it becomes necessary to add a mounting step by using a flip chip bonder of a relatively slow processing speed in addition to the step of mounting the SMD parts by reflowing the solder.
  • [0165]
    Accordingly, the WPPs 10 on the memory-module 100 of the embodiment 1 exhibit much effect in their mounting (decreases the number of the mounting steps since no special mounting device such as flip-chip bonder is used) than mounting the bare chips.
  • [0166]
    Next, described below is the underfilling method in the method of manufacturing the memory-module 100 of the embodiment 1.
  • [0167]
    [0167]FIG. 10 is a view illustrating a method of applying the resin for underfilling the WPPs 10 mounted on the memory-module 100 of FIG. 1, and FIG. 11 is a view illustrating the permeation of the resin 9 that is applied by the method of application shown in FIG. 10.
  • [0168]
    In FIG. 10, arrows indicate the direction in which the nozzle 60 a travels. The dispenser 60 and the nozzle 60 a move on the short sides of the WPPs 10 along the arrows.
  • [0169]
    According to the method of applying the resin of the embodiment 1, the dispenser 60 is moved intermittently and nearly linearly along the direction of short sides of the WPPs 10 having a rectangular shape on a plane, and the resin 9 is successively dripped on the short sides of the WPPs 10 from the upper side of the WPPs 10 through the nozzle 60 a. That is, when the application on one WPP 10 has finished, the nozzle 60 a is moved to an end on the front side of the short side of a next WPP 10, and the nozzle 60 a is once stopped at this position.
  • [0170]
    Thereafter, the resin 9 is dripped while moving the nozzle 60 a from the end of the front side of the short side of the WPP 10 toward the end of the rear side thereof and, at this position, motion of the nozzle 60 a and dripping of the resin 9 are once halted.
  • [0171]
    Then, in a state where the resin 9 is no longer dripped, the nozzle 60 a is moved to an end on the front side of the short side of the neighboring WPP 10, and the resin 9 is similarly dripped and, thus, the WPPs 10 are successively underfilled.
  • [0172]
    [0172]FIG. 11 illustrates the spreading of wet resin 9 that is applied by the method shown in FIG. 10 to the WPPs 10 of DRAMs in which the bump electrodes 11 are arranged in 15 rows×4 columns, wherein FIGS. 11A and 11B illustrate a state right after the resin is applied onto the short side, FIGS. 11C and 11D illustrate a state when a predetermined period of time (short time) has passed after the application, FIGS. 11E and 11F illustrate a state when a predetermined period of time (long time) has passed after the application, and FIGS. 11G and 11H illustrate a state where the resin 9 is applied by moving the nozzle 60 a one turn to form a fillet 9 a along the periphery after the predetermined period of time (long time) has passed after the application.
  • [0173]
    Referring to FIGS. 11E and 11F, it is also allowable to move again the dispenser 60 and the nozzle 60 a about the package body 13 of the WPP 10 after the wet resin 9 has spread throughout between the WPP 10 and the module board 2 to reliably form the fillet 9 a shown in FIG. 11G, so that the WPP 10 is secured to the module board 2 more strongly.
  • [0174]
    [0174]FIG. 12 illustrates the structure of a memory-module 200 which is modified from the memory-module 100 of the embodiment 1 of the invention.
  • [0175]
    The memory-module 200 includes 18 WPPs 10 (protruded terminal semiconductor devices) that are mounted being arranged in a sequence maintaining an equal pitch on one surface of the module board 2, and one TSOP 20 (lead terminal semiconductor device) mounted near the WPPs 10, the TSOP 20 (lead terminal semiconductor device) being arranged near the center of the WPPs 10 that are arranged in a sequence.
  • [0176]
    That is, a plurality of (10 and 8) WPPs 10 are arranged in a sequence on both sides of one TSOP 20.
  • [0177]
    Further, nine SOPs (small outline packages) 61 (registers 8) which are the lead terminal semiconductor devices are mounted on the module board 2 on the side of the connection terminals 2 a which are the external terminals, and 18 WPPs 10 are mounted on the side opposite to the connection terminals 2 a (on the side remote from the connection terminals 2 a), the individual WPPs 10 being underfilled.
  • [0178]
    In the memory-module 200 of this type of mounting, the resin 9 for underfilling the WPPs 10 is applied nearly linearly onto the short sides of 18 WPPs 10 arranged in a sequence.
  • [0179]
    This makes it possible to efficiently apply the resin 9.
  • [0180]
    [0180]FIG. 13 illustrates the structure of a memory-module 300 which is modified from the memory-module 100 of the embodiment 1 of the invention.
  • [0181]
    In the memory-module 300 shown in FIG. 13, 18 WPPs 10 are mounted on the module board 2 in the form of groups (masses) each consisting of two or four in a two rows×two columns matrix arrangement.
  • [0182]
    Further, the individual WPPs 10 are mounted with their lengthwise direction in parallel with the direction of the short sides of the module board 2 of the memory-module 300.
  • [0183]
    Described here is a method of efficiently applying the resin 9 for underfilling the WPPs 10 in a state where the WPPs 10 are mounted.
  • [0184]
    When the temperature for applying the resin 9 is low, the resin 9 is applied to the package body 13 of the WPP 10 on the side of the long side, since the resin 9 may be infiltrated into between the package body 13 and the module board 2 over a short distance. This makes it possible to shorten the time for application.
  • [0185]
    It is therefore desired to maintain space for moving the nozzle 60 a along the long sides of at least one side of the package bodies 13, and to arrange the long sides thereof of the side where no nozzle 60 a moves as close to other parts as possible from the standpoint of highly densely mounting the parts.
  • [0186]
    When the semiconductor chip 1 has many bits and many DRAMs are connected to the same I/Os of the memory-module 300, a great advantage is obtained by applying the resin onto the DRAMs which are arranged as close as possible to each other in a 2×2 arrangement on the same plane.
  • [0187]
    With the WPPs 10 being arranged as shown in FIG. 13, therefore, it is desired to apply the resin 9 to the outer peripheries of the long sides of the outer side along the outer long sides of the WPPs 10. When the resin 9 is applied along the outer long sides of 2×2 DRAMs (WPPs 10) according to this method of application, the resin 9 does not flow onto the package bodies 13 to which the resin is not to be applied on the side opposite to the package bodies 13 to which the resin is to be applied. Or, the resin 9 does not leak or spread, either.
  • [0188]
    In the memory-module 300, it is desired that the WPPs 10 having I/O of (×4) constitution are collected in a number of four to obtain a 16-bit constitution, and are mounted as a group. In mounting the WPPs 10 as shown in FIG. 13, therefore, it is desired to apply the resin 9 along the locus as indicated by arrows.
  • [0189]
    [0189]FIG. 14 is a diagram illustrating the permeation of the resin 9 when it is applied according to a modified embodiment.
  • [0190]
    That is, in mounting the WPPs 10 on a memory-module 400 as shown in FIG. 15, the underfiller resin 9 is applied to the outer peripheries along the two opposing sides of the package bodies 13 as shown in FIG. 14. Here, the resin 9 is applied to both short sides of the WPPs 10 from the ends on one side to the ends on the opposite side.
  • [0191]
    Arrows shown in FIGS. 14A and 14B indicate the loci of motion of the dispenser 60. FIGS. 14C and 14D illustrate a state right after the application on both short sides (two sides), FIGS. 14E and 14F illustrate a state when a predetermined period of time (intermediate time) has passed after the application, and FIGS. 14G and 14H illustrate a state of infiltration of the resin 9 of when a predetermined period of time (long time) has passed after the application.
  • [0192]
    In the embodiment 1, the resin 9 permeated starting from both short sides is still in a separated state leaving an intermediate region where no resin 9 exists even in the final stage of infiltration of the resin 9. The difference in the thermal expansion between the package body 13 and the module board 2, and stress acting on the bump electrodes 11 due to the warping of the module board 2, increase with an increase in the distance from the center of the package body 13 and become a maximum at the bump electrodes 11 at the corners. Therefore, if the resin 9 is permeating near both short sides of the package body 13 of a rectangular shape, the stress acting on the bump electrodes 11 can be decreased to some extent even if there exists an intermediate region where the resin 9 is not existing.
  • [0193]
    Thus, the effect close to that of when the resin is applied to the whole surface of the package body 13 is obtained requiring a decreased amount of the resin 9 and a shortened operation time.
  • [0194]
    In other words, it is made possible to shorten the time for application and to decrease the amount of application.
  • [0195]
    Further, the resin 9 may simply be applied to the four corners of the package body 13. In this case, a decreased stress acts on the bump electrodes 11 arranged along the outermost circumference and, hence, the bump electrodes 11 feature extended life for connection.
  • [0196]
    [0196]FIGS. 15A and 15B illustrate the structure of a memory-module 400 modified from the memory-module 100, and in which 16 WPPs 10 are mounted in a sequence maintaining an equal pitch on one surface of the module board 2. In this memory-module 400, the underfiller resin 9 is linearly applied to 16 WPPs 10 arranged in a sequence. Arrows shown in FIG. 15A indicate the locus of motion of the dispenser 60 (see FIG. 10).
  • [0197]
    [0197]FIG. 16 illustrates a state where the memory-module 400 shown in FIG. 15 is deflected. This happens when the ends of the module board 2 are held at the time of inserting the socket for inspecting the memory-module 400.
  • [0198]
    That is, as shown in FIG. 16, when the memory-module 400 shown in FIG. 15 is deflected in the lengthwise direction thereof, the stress is nearly uniformly dispersed over the whole memory-module 400 since the memory-module 400 as a whole is deflected unless the sealing portions 14 of the neighboring WPPs 10 are integrally fabricated without coming into contact with each other.
  • [0199]
    This structure withstands the load from the outer side and, hence, improves the reliability of the memory-module 400.
  • [0200]
    In a memory-module 500 shown in FIGS. 17 and 18, the WPPs 10 of a number of 16 are mounted being divided into four regions each including four of them along the direction in which the plurality of connection terminals 2 a are arranged on the module board 2, the sealing portion 14 continuing over the four WPPs 10 in each region.
  • [0201]
    That is, the WPPs 10 are mounted being divided into groups (masses), and are sealed by being underfilled as designated at the sealing portion 14 in a continuing manner with the group as a unit. Therefore, the portions of the groups (masses) of the memory-module 500 exhibit increased rigidity apparently including the WPPs 10.
  • [0202]
    Therefore, the bending stress of the module board 2 concentrates at the gaps among the groups of WPPs 10.
  • [0203]
    That is, the neighboring sealing portions 14 may often become continuous due to some factors affecting the application of the underfiller resin 9, such as gaps among the WPPs 10. Even in such a case, the memory-module 500 that includes the non-mounting portions 2 b that are not partly continuous as shown in FIGS. 17 and 18, deflects at the non-mounting portions 2 b when an external force is exerted, preventing the stress from being applied to the connection portions of bump electrodes 11 of the WPPs 10 or to the semiconductor chips 1.
  • [0204]
    Since the stress is dispersed, the WPPs 10 on the memory-module 500 feature improved reliability in the connection.
  • [0205]
    In the memory-modules 100, 200, 300, 400 and 500 of the embodiment 1, the WPPs 10 are sealed by underfilling, and the whole surfaces of the chips or the major portions are secured more strongly. As a result, shock resistance is improved and moisture resistance is improved, too.
  • [0206]
    In the module product, a TCP (tape carrier package) may be laminated as another means for highly densely mounting the parts. According to this technology, however, the chips are often cracked as their thickness is decreased. In the memory-modules 100, 200, 300, 400 and 500 according to the embodiment 1, on the other hand, shock resistance is improved by securing the chips relying on the underfilling, preventing the chips from being cracked.
  • [0207]
    Further, the WPPs 10 are sealed by underfilling and are mounted on the module board 2 with the main surfaces of the semiconductor chips 1 and the surfaces (back surfaces) of the opposite side being exposed. Moreover, the whole main surfaces or the main portions of the semiconductor chips 1 are secured to the module board 2 by being underfill-sealed, making it possible to decrease the heat resistance.
  • [0208]
    This helps improve the heat-radiating performance of the memory-modules 100, 200, 300, 400 and 500 and lengthen the life.
  • [0209]
    (Embodiment 2)
  • [0210]
    [0210]FIG. 19 is a plan view illustrating the structure of the memory-module according to an embodiment 2 of the present invention.
  • [0211]
    The memory-module 600 of the embodiment 2 includes 72 WPPs 10 (protruded terminal semiconductor devices) which are DRAMs mounted in a matrix arrangement. Connection of input/output signals to the WPPs 10 is accomplished in a manner that a group (mass) includes a total of 9 WPPs 10 consisting of one for ECC and eight of two rows (in the memory-module 600 of FIG. 19, the direction in parallel with the short sides of the module board 2 is referred to as row and the direction at right angles therewith is referred to as column, which, however, may be reversed to the above), and nine FET (field-effect transistor)-bus switches 15 (lead terminal semiconductor devices) which are memory selection means are mounted for the WPPs 10 of each of the groups to switch each of the groups.
  • [0212]
    That is, in the memory-module 600, the connection of input/output signals to nine WPPs 10 of two rows is switched within the group (8 WPPs) by a corresponding FET-bus switch 15, making it possible to increase the number of the WPPs 10 without increasing the number of the connection terminals 2 a of the module board 2.
  • [0213]
    Therefore, the memory-module 600 mounts the WPPs 10 of a number four times as great as that of the memory-module 100 of the embodiment 1.
  • [0214]
    That is, the memory-module 600 separately switches the I/Os using the FET-bus switches 15, so that an increased number of DRAMs can be mounted.
  • [0215]
    In appearance, the FET-bus switches 15 of the memory-module 600 are, for example, those of the SOP type, which are lead terminal semiconductor devices.
  • [0216]
    The structure of the memory-module 600 of the embodiment 2 in other respects and the method of manufacturing the memory-module 600 are the same as those of the memory-module 100 of the embodiment 1, and are not described here again.
  • [0217]
    (Embodiment 3)
  • [0218]
    [0218]FIG. 20 is a view illustrating the structure of a memory-module according to an embodiment 3 of the present invention, wherein FIG. 20A is a plan view and FIG. 20B is a side view, FIG. 21 is a diagram of block circuits of the memory-module shown in FIG. 20, FIG. 22 is a bottom view illustrating the structure of a wafer process package (protruded terminal semiconductor device) mounted on the memory-module shown in FIG. 20, FIG. 23 is a diagram of wirings on the side of the board illustrating an example of wirings on the module board at a portion C in the memory-module shown in FIG. 20A, FIGS. 24, 25 and 26 are diagrams of wirings illustrating modified examples of the bump arrangement on the wafer process package in the memory-module according to the embodiment 3 of the invention and modified examples of the wirings on the side of the board corresponding thereto, and FIG. 27 is a diagram of bump arrangement and wirings illustrating a further modified example of the bump arrangement on the wafer process package and of the wirings on the side of the board shown in FIG. 25.
  • [0219]
    The memory-module 700 of the embodiment 3 shown in FIGS. 20A and 20B is an unbuffered SDRAM (static DRAM)-DIMM (dual in-line memory-module) of 8 bytes having 168 pins, and includes 8 WPPs 10 (protruded terminal semiconductor devices), small surface-attached resistors 4, capacitors 3 and an EEPROM 5 that are mounted in a mixed manner on one surface thereof.
  • [0220]
    The memory-module 700, however, does not mount the registers 8 that are mounted on the memory-module 100 of FIG. 1.
  • [0221]
    [0221]FIG. 21 is a diagram of block circuits of the memory-module 700 shown in FIG. 20, constituting two banks.
  • [0222]
    Symbols attached to the terminals shown in FIG. 21 are the same as those described with reference to the block circuit diagram of the memory-module 100 of the embodiment 1, and are not described here again.
  • [0223]
    In the memory-module 700 shown in FIG. 21, whether the S0 system of the bank 1 or the S1 system of the bank 2 be read out, is directly determined by a signal since no register 8 has been mounted. That is, since the memory-module is of the unbuffered type, a signal directly enters either bank to select a semiconductor chip 1 of either bank.
  • [0224]
    The chips D0 to D15 represent WPPs 10 of a number of 16 on both surfaces, and [I/O 0 to I/O 3] terminals of each chip are connected as independent terminals to the connection terminals 2 a of the module board 2.
  • [0225]
    The DRAMs as a whole have I/Os of 64 bits from DQ0 to DQ63 that are used as data, constituting two banks.
  • [0226]
    The memory-module 700 shown in FIG. 20 is inexpensive compared to the memory-module 100 shown in FIG. 1.
  • [0227]
    The module board 2 of the memory-module 700 has a size of, for example, P=133.35 mm and Q=33.02 mm, and the mounting height (max) is R=4 mm as shown in FIG. 20B.
  • [0228]
    Referring to FIG. 20A, the memory-module 700 includes 8 WPPs 10 (protruded terminal semiconductor devices) which are DRAMS arranged in a sequence on one surface thereof, as well as capacitors 3 at portions among the neighboring WPPs 10 or by the WPPs 10 nearly at the centers in the lengthwise direction.
  • [0229]
    This is to minimize the wiring length between the WPPs 10 and the capacitors 3.
  • [0230]
    Here, FIG. 22 illustrates the structure of the WPP 10 used for the memory-module 700.
  • [0231]
    In the semiconductor chip 1 of WPP 10 shown in FIG. 22, a free space 1 b without bump electrode 11 is formed near the center in the lengthwise direction thereof.
  • [0232]
    This is done by partly changing the pitch among the bump electrodes 11 by rewirings 12 so as to form the free space 1 b, i.e., to form the free space 1 b without bump electrode 11 near the center of the WPP 10 in the lengthwise direction thereof.
  • [0233]
    [0233]FIG. 23 illustrates the wirings on the side of the module board 2 at the portion C in FIG. 20A.
  • [0234]
    Referring to FIGS. 22 and 23, the capacitor 3 (lead terminal semiconductor device) is mounted neighboring the free space 1 b of the semiconductor chip 1, and power source wirings 2 c of the capacitor 3 are formed as surface-layer wirings 2 h on the surface layer opposing the free space 1 b of the semiconductor chip 1 on the module board 2 (they, however, may be formed as inner-layer wirings 2 g in the inner layer).
  • [0235]
    That is, as shown in FIG. 22, the free space 1 b without bump electrode 11 is formed near the center of the semiconductor chip 1 in the lengthwise direction thereof. Therefore, the connection can be accomplished without drawing the signal lines of the WPP 10 to the portions corresponding to the center of the chip on the module board 2 and, hence, the capacitor 3 can be mounted at a portion closest to the WPP 10.
  • [0236]
    Accordingly, the wirings become the shortest between the WPPs 10 and the capacitors 3 to improve the operation characteristics.
  • [0237]
    Referring to FIG. 23, the module board 2 is formed by a total of six metal layers including two core layers Vcc, a GND layer, and two signal line layers on each surface. Common wirings 2 e of the address/functional system connect the lands 2 d on the surface layer to which the bump electrodes 11 of the WPP 10 are connected, to the layer which is just thereunder through via-holes 2 f, and are connected to the inner-layer wirings 2 g that extend in the lengthwise direction of the module board 2.
  • [0238]
    The I/O wirings are connected to the connection terminals 2 a disposed nearby through the surface-layer wirings 2 h of the module board 2. This suppresses an increase in the inductance that results when the via-holes 2 f are passed through.
  • [0239]
    In the wirings shown in FIG. 23, the Vss (GND) and Vdd are extending sideways from the capacitor 3, which, however, may be readily connected to the core layers through via-holes 2 f.
  • [0240]
    [0240]FIGS. 24, 25 and 26 are diagrams illustrating modified examples of the bump arrangement of the WPP 10 in the memory-module 700 of the embodiment 3 and modified examples of the wirings on the side of the board corresponding thereto, and FIG. 27 illustrates a further modified example of the bump arrangement of the wafer process package shown in FIG. 25 and of the wirings on the side of the board.
  • [0241]
    In the WPPs 10 in FIGS. 24, 25, 26 and 27, there are separately provided a group of common bump electrodes (group of common protruded terminals) 1 c which is a group of common electrodes such as of addresses, functions, power source and GND that can be connected in common among the WPPs 10, and a group of independent bump electrodes (group of independent protruded terminals) 1 d that is a group of independent electrodes such as of I/Os independently connected for each of the WPPs 10.
  • [0242]
    In the WPP 10, further, the group of independent bump electrodes 1 d is arranged at an end on one side which is the short side of the package body 13. On one surface of the memory-module 700, eight WPPs 10 are mounted with their groups of independent bump electrodes 1 d being directed to the side of the connection terminals 2 a of the module board 2.
  • [0243]
    On the module board 2 are therefore formed surface-layer wirings 2 h which are common wirings 2 e for connecting the groups of common bump electrodes 1 c of eight WPPs 10.
  • [0244]
    Here, the pitch is broadened among the group of common bump electrodes 1 c, i.e., among the bump electrodes 11 of the address system and functional system. In particular, the pitch is expanded in the lengthwise direction of the chip so that many wirings can be formed in the direction at right angles with the lengthwise direction of the package body 13 passing among the bump electrodes.
  • [0245]
    Further, the pitch is decreased among the group of independent bump electrodes 1 d, i.e., among the bump electrodes 11 of the I/O system, and the bump electrodes are arranged in the outer periphery on one side of the package body 13.
  • [0246]
    This makes it possible to form common wirings 2 e relying on the surface-layer wirings 2 h only and, hence, to decrease the number of the wiring layers in the module board 2.
  • [0247]
    In the WPPs 10 shown in FIG. 24, the groups of common bump electrodes 1 c are regularly arranged by rewirings 12 being inclined with respect to the package bodies 13.
  • [0248]
    This makes it possible to form the plurality of common wirings 2 e in parallel in the lengthwise direction of the package bodies 13 to connect common electrodes such as of addresses, functions, power source and GND.
  • [0249]
    As a result, the wiring density of the module board 2 can be maximized and the lengths of the common wirings 2 e can be minimized.
  • [0250]
    When the number of the bump electrodes 11 of the WPP 10 is relatively small compared to its chip size or when the module board 2 involves fine wiring rules like an additive board, the GND and Vcc layers of the surface layer and of the inner layer are partly used as signal layers to produce the module board 2 of four layers and, hence, to assemble the memory-module 700 by using this module board 2.
  • [0251]
    In this case, the independent wirings 2 i of the I/O system are connected from the bump electrodes 11 provided on the side of the connection terminals 2 a, and the plurality of common wirings 2 e connecting the common electrodes such as of addresses, functions, power source and GND are so formed as to pass among the chips.
  • [0252]
    In the WPPs 10 as shown in FIG. 25, further, the groups of common bump electrodes 1 c are arranged like a grid using rewirings 12 (see FIG. 22). In this case, as shown in FIG. 22, the rewirings 12 are used for distributing the power source and GND wirings in the chip, and one bump electrode 11 is electrically connected to a plurality of bonding electrodes 1 a through the rewirings 12 to decrease the number of the bump electrodes 11 (to decrease the number of the external terminals).
  • [0253]
    In the wirings on the side of the board shown in FIG. 25, the connection is made using the surface layer only of the module board 2, and the bump electrodes 11 are arranged without being inclined. Therefore, the wirings are accomplished by utilizing the bending and inclination of the wirings on the side of the board.
  • [0254]
    In the WPPs 10 shown in FIG. 26, the pitch among the bump electrodes 11 is slightly expanded to be larger than that of the bump arrangement of the WPPs 10 shown in FIG. 25, and the bump electrodes are arranged on the module board 2 being inclined in the lengthwise direction or in the direction of the short side.
  • [0255]
    Therefore, the common wirings 2 e on the side of the module board 2 are inclined relative to the lengthwise direction of the package bodies 13. As a result, the common wirings 2 e are formed straight like the common wirings 2 e shown in FIG. 24.
  • [0256]
    [0256]FIG. 27 illustrates a further modified example in which the pitch among the bump electrodes 11 is slightly expanded to be larger than that of the bump arrangement of the WPPs 10 shown in FIG. 25. In this modified example, independent pins other than those of the I/O system are drawn out from the lower side. This is an example in which the bits are specially constituted to decrease the number of pins to thereby increase the gap among the common wirings 2 e, the I/O pins and other independent pins having a narrow pitch (d1>d2 in FIG. 27).
  • [0257]
    The modified example shown in FIG. 27 exhibits such an effect that an increased number of wirings can be drawn among the pins since the gap is broadened among the common wirings. Therefore, the wirings on the module board 2 can be used in common using the surface-layer wirings 2 h only, without using the inner-layer wirings 2 g (see FIG. 23) of the module board 2. The I/O pins and independent pins such as of the power source have a narrow pitch. These pins may have a narrow pitch since the wirings are drawn downward, i.e., drawn to the connection terminals 2 a without passing among the pins.
  • [0258]
    In FIG. 27, three surface-layer wirings 2 h run between the pins when the wiring layout D is employed, and four surface-layer wirings 2 h run between the pins when the wiring layout E is employed.
  • [0259]
    In FIGS. 24, 25, 26 and 27, the mounting lands are not particularly indicated on the module board 2 and the slit-like openings in the resist at right angles with the common wirings 2 e are regarded to be false lands for connection by soldering, in order to increase the wiring density on the module board 2 up to its limit.
  • [0260]
    The structure of the memory-module 700 of the embodiment 3 in other respects and the method of manufacturing the memory-module 700 are the same as those of the memory-module 100 of the embodiment 1, and are not described here again.
  • [0261]
    In the foregoing was concretely described the invention accomplished by the present inventors by way of embodiments. However, the present invention is in no way limited to the above-mentioned embodiments only but can be modified in a variety of ways without departing from the spirit and scope of the invention.
  • [0262]
    In the memory-modules 100 to 700 of the above-mentioned embodiments 1, 2 and 3, for example, the EEPROM 5 was the lead terminal semiconductor device having outer leads 21. However, the EEPROM 5 which is a nonvolatile read-only memory may be formed in the same structure as the protruded terminal semiconductor device, i.e., as the WPP 10, and may be mounted.
  • [0263]
    In this case, however, the EEPROM 5 of the WPP structure is not sealed by underfilling but the WPPs 10 which are the DRAMs only are underfilled.
  • [0264]
    That is, the EEPROM 5 of the WPP structure is detachably mounted on the module board 2.
  • [0265]
    This is because the EEPROM 5 is produced maintaining a low yield and when it is detected to be defective upon electrically writing data therein, the EEPROM 5 is better replaced by a non-defective one. The EEPROM 5 has a small chip size compared to the DRAM, causes small stress to exert on the bump electrodes 11, and maintains reliability to a sufficient degree even without being underfilled. Upon mounting the EEPROM 5 of the WPP structure, the mounting area can be decreased compared to when the SOP type device is mounted and the cost can be decreased to be lower than that of the SOP type device.
  • [0266]
    The above-mentioned embodiments 1, 2 and 3 have dealt with the memory-modules of the type mounting the WPPs 10 on both the front and back surfaces of the module board 2. However, the memory-module may be the one of the type mounting the WPPs 10 on one surface only.
  • [0267]
    The lead terminal semiconductor device mounted together with the WPPs 10 (protruded terminal semiconductor devices) is not limited to TSOP 20 but may be such a semiconductor device as QFP (quad flat package) or TCP (tape carrier package) in addition to TSOP 20.
  • [0268]
    The above-mentioned embodiments 1, 2 and 3 have dealt with the case where the protruded terminal semiconductor devices are the WPPs 10. However, the protruded terminal semiconductor devices may be any other semiconductor devices provided their external terminals are bump electrodes 11 and are equipped with wiring portions for expanding the pitch among the bonding electrodes 1 a of the semiconductor chips 1 to be wider than the pitch among the bump electrodes 11.
  • [0269]
    [0269]FIGS. 28, 29 and 30 illustrate modified examples of the protruded terminal semiconductor device other than the WPP 10.
  • [0270]
    [0270]FIGS. 28A, 28B and 28C illustrate a CSP (chip scale package) 30 as a modified example of the protruded terminal semiconductor device.
  • [0271]
    The CSP 30 has a chip size nearly equal to, or slightly larger than, the semiconductor chip 1, and is of the fan in structure that supports the semiconductor chip 1 by a tape board 32 by interposing an elastomer 31.
  • [0272]
    Further, a plurality of bump electrodes 34 (protruded terminals) of solder or the like are formed as external terminals within an area of the semiconductor chip 1, the connection leads 32 a provided on the tape board 32 are electrically connected to the bonding electrodes 1 a of the semiconductor chip 1, and terminal pitch-expanding wirings 32 b are formed on the tape board 32 to expand the pitch among the bump electrodes 34 to be wider than the pitch among the bonding electrodes 1 a of the semiconductor chip 1.
  • [0273]
    A sealing portion 33 is formed on the bonding electrodes 1 a of the semiconductor chip 1.
  • [0274]
    [0274]FIGS. 29A and 29B illustrate a BGA (ball grid array) 40 of the chip face-up mounting system as a modified example of the protruded terminal semiconductor device.
  • [0275]
    The BGA 40 is the one in which the semiconductor chip 1 is secured to a BGA board 42 in a face-up manner through a die-bonding material 45, and the bonding electrodes 1 a of the semiconductor chip 1 are electrically connected to the board electrodes 42 f of the BGA board 42 through bonding wires 41 of gold or the like material.
  • [0276]
    Further, a plurality of bump electrodes 44 (protruded terminals) of solder or the like material are arranged as external terminals like a grid on the back surface of the BGA board 42, and terminal pitch-expanding wirings 42 a are formed on the BGA board 42 to expand the pitch among the bump electrodes 44 to be wider than the pitch among the bonding electrodes 1 a of the semiconductor chip 1.
  • [0277]
    The terminal pitch-expanding wirings 42 a include signal wirings 42 b, GND plane 42 c, Vdd plane 42 d and through holes 42 e.
  • [0278]
    Further, a molded portion 43 is formed for sealing the semiconductor chip 1 and the bonding wires 41 with a resin.
  • [0279]
    [0279]FIGS. 30A, 30B and 30C illustrate a BGA (ball grid array) 50 of the chip face-down mounting system as a modified example of the protruded terminal semiconductor device.
  • [0280]
    The BGA 50 is of the flip-chip structure in which the semiconductor chip 1 is mounted on the BGA board 52 in a face-down manner via small bumps 51, and the bonding electrodes 1 a of the semiconductor chip 1 are electrically connected to the electrodes of the BGA board 52 through the small bumps 51.
  • [0281]
    Further, the bump electrodes 54 (protruded terminals) of solder or the like material are arranged as external terminals like a grid on the back surface of the BGA board 52, and terminal pitch-expanding wirings 52 a (see FIG. 30C) are formed on the BGA board 52 to expand the pitch among the bump electrodes 54 to be wider than the pitch among the bonding electrodes 1 a (see FIG. 29) of the semiconductor chip 1.
  • [0282]
    A gap between the semiconductor chip 1 and the BGA board 52, i.e., the periphery of the small bumps 51, is underfilled with a resin to form a sealed portion 53.
  • [0283]
    In the CSP 30 shown in FIG. 28, BGA 40 shown in FIG. 29 and BGA 50 shown in FIG. 30, too, the terminal pitch-expanding wirings 32 b, 42 a and 52 a are provided, respectively, to expand the pitch among the bump electrodes 34, 44, 54 to be wider than the pitch among the bonding electrodes la of the semiconductor chip 1, which, therefore, can be mounted by reflowing on the module board 2 or the like.
  • [0284]
    Briefly described below are the advantages obtained by the representative examples of the inventions disclosed in this application.
  • [0285]
    (1) Upon mounting the protruded terminal semiconductor devices on the module board of the memory-module, it becomes possible to greatly decrease the mounting areas compared to mounting the lead terminal semiconductor devices having semiconductor chips that are individually treated. This makes it possible to effect the mounting requiring the least areas so far as the semiconductor chips are mounted and, hence, to greatly increase the module capacity.
  • [0286]
    (2) The WPPs are mounted as the protruded terminal semiconductor devices while expanding the pitch among the bump electrodes which are the external terminals to be wider than the pitch among those of the flip chips, making it possible to expand the wiring rules on the module board and, hence, to realize a highly densely mounted memory-module suppressing the cost.
  • [0287]
    (3) The bonding electrodes of the semiconductor chip can be connected to the bump electrodes which are the external terminals of the WPPs through wirings of lengths shorter than those of the SMD parts such as TSOPS. This enables the memory-module to cope with high-speed operations and, hence, to cope with high-speed buses.
  • [0288]
    (4) Since the WPPs in the memory-module are sealed by underfilling, the whole chip surfaces are strongly secured to exhibit improved shock resistance. Therefore, the chips are prevented from being cracked.
  • [0289]
    (5) The WPPs are sealed by underfilling and are mounted on the module board in a state where the back surfaces of the semiconductor chips are exposed and, besides, the whole main surfaces of the semiconductor chips are secured to the module board by underfill-sealing, enabling the heat resistance of the memory-module to be decreased. As a result, the memory-module exhibits improved heat-radiating performance and extended life.

Claims (24)

What is claimed is:
1. A memory-module comprising:
protruded terminal semiconductor devices having protruded terminals as external terminals, mounted via the protruded terminals, and are provided with wiring portions for expanding the pitch among the protruded terminals to be wider than the pitch among the bonding electrodes of semiconductor chips;
lead terminal semiconductor devices having outer leads as external terminals, and mounted via the outer leads that are electrically connected to the bonding electrodes of the semiconductor chips; and
a module board supporting the protruded terminal semiconductor devices and the lead terminal semiconductor devices;
wherein the protruded terminal semiconductor devices and the lead terminal semiconductor devices are mounted in a mixed manner on the module board.
2. A memory-module comprising:
protruded terminal semiconductor devices having protruded terminals as external terminals, mounted via the protruded terminals, and are provided with rewirings which are wiring portions for expanding the pitch among the protruded terminals to be wider than the pitch among the bonding electrodes in the areas of semiconductor chips;
lead terminal semiconductor devices having outer leads as external terminals, and are mounted via the outer leads that are electrically connected to the bonding electrodes of the semiconductor chips; and
a module board supporting the protruded terminal semiconductor devices and the lead terminal semiconductor devices;
wherein the protruded terminal semiconductor devices and the lead terminal semiconductor devices are mounted in a mixed manner on the module board.
3. A memory-module according to claim 2, wherein DRAMs are mounted as the protruded terminal semiconductor devices, registers and frequency control means are mounted as the lead terminal semiconductor devices, and the protruded terminal semiconductor devices are arranged on both sides with the registers and the frequency control means being sandwiched therebetween.
4. A memory-module according to claim 2, wherein DRAMs and nonvolatile read-only memories are mounted as the protruded terminal semiconductor devices, the DRAMs being sealed with a resin that is underfilled between the semiconductor device bodies and the module board, and the nonvolatile read-only memories being allowed to be removed from the module board.
5. A memory-module according to claim 2, wherein the semiconductor chips incorporated in the protruded terminal semiconductor devices are the DRAMs having a rectangular shape on a plane, a free space without protruded terminals is formed near the centers of the DRAMs in the lengthwise direction, capacitors are mounted neighboring the free space of the semiconductor chips, and power source wirings for the capacitors are formed on the surface layer or on the inner layer of the module board facing the free space of the semiconductor chip.
6. A memory-module according to claim 1, wherein a plurality of the protruded terminal semiconductor devices are mounted in a matrix arrangement, and memory selection means are mounted in a plural number being corresponded to the rows or the columns, the memory selection means being the lead terminal semiconductor devices that work to switch the connection of input/output signals of the plurality of protruded terminal semiconductor devices for every the row or the column.
7. A memory-module according to claim 2, wherein a plurality of the protruded terminal semiconductor devices are mounted in a matrix arrangement, and memory selection means are mounted in a plural number being corresponded to the rows or the columns, the memory selection means being the lead terminal semiconductor devices that work to switch the connection of input/output signals of the plurality of protruded terminal semiconductor devices for every the row or the column.
8. A memory-module according to claim 2, wherein a plurality of the protruded terminal semiconductor devices are provided with a group of common protruded terminals that are connected in common to the protruded terminal semiconductor devices and a group of independent protruded terminals that are independently connected to the protruded terminal semiconductor devices, the plurality of protruded terminal semiconductor devices having the group of independent protruded terminals arranged at the end on one side of the semiconductor device bodies are mounted on the module board with their group of independent protruded terminals being faced to the side of the connection terminals that are the external terminals of the module board, and wirings are formed on the module board to connect the group of common protruded terminals of the plurality of the protruded terminal semiconductor devices.
9. A memory-module according to claim 2, wherein the plurality of the protruded terminal semiconductor devices are arranged in a sequence maintaining an equal pitch on the module board, and the lead terminal semiconductor devices are mounted near the protruded terminal semiconductor device.
10. A memory-module according to claim 2, wherein the plurality of the protruded terminal semiconductor devices are arranged in groups each consisting of two semiconductor devices or four semiconductor devices in a matrix arrangement of two rows and two columns on the module board.
11. A memory-module according to claim 2, wherein the lead terminal semiconductor devices are mounted on the module board on the side of the connection terminals which are the external terminals, and the protruded terminal semiconductor devices are mounted on the module board on the side opposite to the connection terminals being sealed with a resin that is underfilled between the semiconductor device bodies and the module board.
12. A memory-module according to claim 2, wherein the protruded terminal semiconductor devices are mounted at the peripheries along the two opposing sides or at four corners of the semiconductor device bodies by being sealed with a resin that is underfilled between the semiconductor device bodies and the module board.
13. A memory-module according to claim 2, wherein the plurality of the protruded terminal semiconductor devices are mounted being divided into groups each consisting of a plurality of devices on a plurality of regions of the module board along the direction in which are arranged a plurality of connection terminals that are the external terminals, the plurality of the protruded terminal semiconductor devices in each region are sealed in a continuing manner with a resin that is underfilled between the semiconductor device bodies and the module board, and non-mounting portions are formed on both sides thereof.
14. A method of manufacturing a memory-module comprising:
a step for preparing protruded terminal semiconductor devices having protruded terminals as external terminals, and wiring portions for expanding the pitch of the protruded terminals to be wider than the pitch of the bonding electrodes of semiconductor chips;
a step for preparing lead terminal semiconductor devices having outer leads which are the external terminals electrically connected to the bonding electrodes of the semiconductor chips;
a step for arranging the protruded terminal semiconductor devices and the lead terminal semiconductor devices on a module board; and
a step for simultaneously reflowing the protruded terminal semiconductor devices and the lead terminal semiconductor devices to mount them on the module board;
wherein the protruded terminal semiconductor devices and the lead terminal semiconductor devices are mounted in a mixed manner on the module board.
15. A method of manufacturing a memory-module comprising:
a step for preparing protruded terminal semiconductor devices of a chip size having protruded terminals as external terminals, and rewirings which are wiring portions for expanding the pitch of the protruded terminals to be wider than the pitch of the bonding electrodes in the areas of semiconductor chips;
a step for preparing lead terminal semiconductor devices having outer leads which are the external terminals electrically connected to the bonding electrodes of the semiconductor chips;
a step for arranging the protruded terminal semiconductor devices and the lead terminal semiconductor devices on a module board; and
a step for simultaneously reflowing the protruded terminal semiconductor devices and the lead terminal semiconductor devices to mount them on the module board;
wherein the protruded terminal semiconductor devices and the lead terminal semiconductor devices are mounted in a mixed manner on the module board.
16. A method of manufacturing a memory-module according to claim 15, wherein the plurality of the protruded terminal semiconductor devices are mounted in a sequence maintaining an equal pitch on the module board, and an underfiller resin is linearly applied onto the plurality of protruded terminal semiconductor devices arranged in a sequence to effect the sealing between the semiconductor device bodies of the plurality of protruded terminal semiconductor devices and the module board.
17. A method of manufacturing a memory-module according to claim 15, wherein the plurality of the protruded terminal semiconductor devices are mounted on the module board in groups each consisting of two semiconductor devices or four semiconductor devices in a matrix arrangement of two rows and two columns, and an underfiller resin is applied onto the outer peripheries of the plurality of protruded terminal semiconductor devices along the long sides thereof to effect the sealing between the semiconductor device bodies of the plurality of protruded terminal semiconductor devices and the module board.
18. A method of manufacturing a memory-module according to claim 15, wherein the plurality of the protruded terminal semiconductor devices are mounted on the module board in groups each consisting of two semiconductor devices or four semiconductor devices in a matrix arrangement of two rows and two columns, and an underfiller resin is applied onto the outer peripheries of the two opposing outer sides of the semiconductor device bodies of the plurality of protruded terminal semiconductor devices to effect the sealing between the semiconductor device bodies of the plurality of protruded terminal semiconductor devices and the module board.
19. A method of manufacturing a memory-module comprising:
a step for preparing protruded terminal semiconductor devices of a chip size having protruded terminals as external terminals, and rewirings which are wiring portions for expanding the pitch of the protruded terminals to be wider than the pitch of the bonding electrodes in the areas of semiconductor chips;
a step for preparing lead terminal semiconductor devices having outer leads which are the external terminals electrically connected to the bonding electrodes of the semiconductor chips;
a step for arranging the protruded terminal semiconductor devices and the lead terminal semiconductor devices on a module board, and reflowing the protruded terminal semiconductor devices and the lead terminal semiconductor devices to mount them on both the front and back surfaces of the module board; and
a step for applying an underfiller resin onto the protruded terminal semiconductor devices on both the front and back surfaces of the module board one surface by one surface to effect the sealing between the semiconductor device bodies of the protruded terminal semiconductor devices and the module board, and heating both the front and back surfaces of the module board at one time to simultaneously cure the resin on both the front and back surfaces;
wherein the protruded terminal semiconductor devices and the lead terminal semiconductor devices are mounted in a mixed manner on the module board.
20. A memory-module according to claim 8, wherein a gap among the common protruded terminals is larger than a gap among the independent protruded terminals.
21. A memory-module comprising:
a board and a plurality of semiconductor devices mounted thereon, the semiconductor devices including protruded terminal semiconductor devices and lead terminal semiconductor devices which are mounted thereon in a mixed manner;
the protruded terminal semiconductor devices including a semiconductor chip with a plurality of bonding pads on the main surface thereof, wiring portions for expanding the pitch among the bonding pads to be wider than the pitch among the bonding pads, and a plurality of protruded terminals formed at the ends of the wiring portions maintaining a pitch wider than the pitch among the bonding pads, the semiconductor chip being mounted on the board via the protruded terminals; and
the lead terminal semiconductor devices including a semiconductor chip with a plurality of bonding pads on the main surface thereof, a plurality of leads each being constituted by an inner portion and an outer portion, wires for electrically connecting the bonding pads to the inner portions of the leads, and a sealing member for sealing the semiconductor chip, the inner portions and the wires, and the lead terminal semiconductor devices being mounted on the board via the outer portions of the leads protruding beyond the sealing member.
22. A memory-module according to claim 1, wherein the gaps between the protruded terminal semiconductor devices and the board are sealed with a resin.
23. A memory-module comprising:
a board and a plurality of semiconductor devices mounted thereon, the semiconductor devices including protruded terminal semiconductor devices and lead terminal semiconductor devices which are mounted thereon in a mixed manner;
the protruded terminal semiconductor devices including a semiconductor chip with a plurality of bonding pads on the main surface thereof, rewirings which are wiring portions for expanding the pitch among the bonding pads to be wider than the pitch among the bonding pads, and a plurality of protruded terminals formed at the ends of the rewirings maintaining a pitch wider than the pitch among the bonding pads on a main surface region of the semiconductor chip, the semiconductor chip being mounted on the board via the protruded terminals; and
the lead terminal semiconductor devices including a semiconductor chip with a plurality of bonding pads on the main surface thereof, a plurality of leads each being constituted by an inner portion and an outer portion, wires for electrically connecting the bonding pads to the inner portions of the leads, and a sealing member for sealing the semiconductor chip, the inner portions and the wires, and the lead terminal semiconductor devices being mounted on the board via the outer portions of the leads protruding beyond the sealing member.
24. A memory-module according to claim 2, wherein the gaps between the protruded terminal semiconductor devices and the board are sealed with a resin.
US10029979 1999-02-26 2001-12-31 Memory-module and a method of manufacturing the same Abandoned US20030116835A1 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP11-50292 1999-02-26
JP5029299A JP3914651B2 (en) 1999-02-26 1999-02-26 Memory module and method of manufacturing the same
US49961800 true 2000-02-07 2000-02-07
US10029979 US20030116835A1 (en) 1999-02-26 2001-12-31 Memory-module and a method of manufacturing the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10029979 US20030116835A1 (en) 1999-02-26 2001-12-31 Memory-module and a method of manufacturing the same

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US49961800 Continuation 2000-02-07 2000-02-07

Publications (1)

Publication Number Publication Date
US20030116835A1 true true US20030116835A1 (en) 2003-06-26

Family

ID=12854846

Family Applications (2)

Application Number Title Priority Date Filing Date
US10029979 Abandoned US20030116835A1 (en) 1999-02-26 2001-12-31 Memory-module and a method of manufacturing the same
US10326149 Active 2020-03-19 US7102221B2 (en) 1999-02-26 2002-12-23 Memory-Module with an increased density for mounting semiconductor chips

Family Applications After (1)

Application Number Title Priority Date Filing Date
US10326149 Active 2020-03-19 US7102221B2 (en) 1999-02-26 2002-12-23 Memory-Module with an increased density for mounting semiconductor chips

Country Status (4)

Country Link
US (2) US20030116835A1 (en)
JP (1) JP3914651B2 (en)
KR (1) KR100616055B1 (en)
CN (1) CN1222037C (en)

Cited By (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040161865A1 (en) * 2003-02-19 2004-08-19 Yu-Lung Yu Wafer level testing and bumping process
US20060091529A1 (en) * 2004-09-03 2006-05-04 Staktek Group L.P. High capacity thin module system and method
US20060125067A1 (en) * 2004-09-03 2006-06-15 Staktek Group L.P. Flex circuit constructions for high capacity circuit module systems and methods
US20070091704A1 (en) * 2005-10-26 2007-04-26 Siva Raghuram Memory module with an electronic printed circuit board and a plurality of semiconductor chips of the same type
US20070111606A1 (en) * 2004-09-03 2007-05-17 Staktek Group L.P., A Texas Limited Partnership Buffered Thin Module System and Method
US20070115017A1 (en) * 2004-09-03 2007-05-24 Staktek Group L.P. Thin Module System and Method
US7442050B1 (en) 2005-08-29 2008-10-28 Netlist, Inc. Circuit card with flexible connection for memory module with heat spreader
US7451421B1 (en) 2005-11-01 2008-11-11 Xilinx, Inc. Methods of implementing and modeling interconnect lines at optional boundaries in multi-product programmable IC dies
US7468893B2 (en) * 2004-09-03 2008-12-23 Entorian Technologies, Lp Thin module system and method
US20080316712A1 (en) * 2004-04-09 2008-12-25 Pauley Robert S High density module having at least two substrates and at least one thermally conductive layer therebetween
US7491576B1 (en) * 2005-11-01 2009-02-17 Xilinx, Inc. Yield-enhancing methods of providing a family of scaled integrated circuits
US20090109642A1 (en) * 2007-10-26 2009-04-30 Samsung Electronics Co., Ltd. Semiconductor modules and electronic devices using the same
US7606049B2 (en) * 2004-09-03 2009-10-20 Entorian Technologies, Lp Module thermal management system and method
US7619893B1 (en) 2006-02-17 2009-11-17 Netlist, Inc. Heat spreader for electronic modules
US20100000773A1 (en) * 2006-09-22 2010-01-07 Matsushita Electric Industrial Co., Ltd. Electronic component mounting structure
US7656678B2 (en) 2001-10-26 2010-02-02 Entorian Technologies, Lp Stacked module systems
US7760513B2 (en) 2004-09-03 2010-07-20 Entorian Technologies Lp Modified core for circuit module system and method
US7768796B2 (en) 2004-09-03 2010-08-03 Entorian Technologies L.P. Die module system
US8018723B1 (en) 2008-04-30 2011-09-13 Netlist, Inc. Heat dissipation for electronic modules
US20120133055A1 (en) * 2010-11-25 2012-05-31 Renesas Electronics Corporation Semiconductor chip and semiconductor device
US20120250264A1 (en) * 2011-03-28 2012-10-04 Elpida Memory, Inc. Memory module having memory chip and register buffer
US9372956B1 (en) 2014-11-10 2016-06-21 Xilinx, Inc. Increased usable programmable device dice

Families Citing this family (37)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4010406B2 (en) 2000-12-18 2007-11-21 株式会社ルネサステクノロジ The semiconductor integrated circuit device
DE60305006T2 (en) * 2003-05-08 2006-11-02 Infineon Technologies Ag A circuit module interconnected with one another groups of overlapping the semiconductor chip
JP4689202B2 (en) * 2004-07-07 2011-05-25 ルネサスエレクトロニクス株式会社 Drive device and a display device
US7547213B2 (en) * 2004-08-26 2009-06-16 Micron Technology, Inc. Memory modules and methods for manufacturing memory modules
KR100702016B1 (en) * 2005-02-02 2007-03-30 삼성전자주식회사 Printed Circuit Board of Dual In-line Memory Module and Dual In-line Memory Module using the same
US7332818B2 (en) * 2005-05-12 2008-02-19 Endicott Interconnect Technologies, Inc. Multi-chip electronic package with reduced line skew and circuitized substrate for use therein
US7170183B1 (en) * 2005-05-13 2007-01-30 Amkor Technology, Inc. Wafer level stacked package
KR100671950B1 (en) * 2005-06-17 2007-01-24 주식회사 유니세미콘 Stack Package
KR100715287B1 (en) 2006-04-26 2007-04-30 삼성전자주식회사 Semiconductor memory module
US7473568B2 (en) * 2006-05-17 2009-01-06 Kingston Technology Corp. Memory-module manufacturing method with memory-chip burn-in and full functional testing delayed until module burn-in
JP4389228B2 (en) * 2006-11-29 2009-12-24 エルピーダメモリ株式会社 Memory module
US8823165B2 (en) 2011-07-12 2014-09-02 Invensas Corporation Memory module in a package
US8513817B2 (en) 2011-07-12 2013-08-20 Invensas Corporation Memory module in a package
US8502390B2 (en) 2011-07-12 2013-08-06 Tessera, Inc. De-skewed multi-die packages
JP5947904B2 (en) 2011-10-03 2016-07-06 インヴェンサス・コーポレイション Stub minimized for multi-die wire bond assembly with orthogonal window
US8659141B2 (en) 2011-10-03 2014-02-25 Invensas Corporation Stub minimization using duplicate sets of terminals for wirebond assemblies without windows
US8405207B1 (en) 2011-10-03 2013-03-26 Invensas Corporation Stub minimization for wirebond assemblies without windows
US8436457B2 (en) 2011-10-03 2013-05-07 Invensas Corporation Stub minimization for multi-die wirebond assemblies with parallel windows
US8525327B2 (en) 2011-10-03 2013-09-03 Invensas Corporation Stub minimization for assemblies without wirebonds to package substrate
US8917532B2 (en) 2011-10-03 2014-12-23 Invensas Corporation Stub minimization with terminal grids offset from center of package
US8441111B2 (en) 2011-10-03 2013-05-14 Invensas Corporation Stub minimization for multi-die wirebond assemblies with parallel windows
EP2764544A1 (en) 2011-10-03 2014-08-13 Invensas Corporation Stub minimization for multi-die wirebond assemblies with parallel windows
US8659140B2 (en) 2011-10-03 2014-02-25 Invensas Corporation Stub minimization using duplicate sets of signal terminals in assemblies without wirebonds to package substrate
KR20130115451A (en) * 2012-04-12 2013-10-22 삼성전자주식회사 Semiconductor memory modules and methods of fabricating the same
US8982566B2 (en) * 2012-05-16 2015-03-17 Nanya Technology Corporation Memory module and electrical connector for the same
US8848391B2 (en) 2012-08-27 2014-09-30 Invensas Corporation Co-support component and microelectronic assembly
US8848392B2 (en) 2012-08-27 2014-09-30 Invensas Corporation Co-support module and microelectronic assembly
US8787034B2 (en) 2012-08-27 2014-07-22 Invensas Corporation Co-support system and microelectronic assembly
US9368477B2 (en) 2012-08-27 2016-06-14 Invensas Corporation Co-support circuit panel and microelectronic packages
US9070423B2 (en) 2013-06-11 2015-06-30 Invensas Corporation Single package dual channel memory with co-support
US9123555B2 (en) 2013-10-25 2015-09-01 Invensas Corporation Co-support for XFD packaging
US9281296B2 (en) 2014-07-31 2016-03-08 Invensas Corporation Die stacking techniques in BGA memory package for small footprint CPU and memory motherboard design
US9691437B2 (en) 2014-09-25 2017-06-27 Invensas Corporation Compact microelectronic assembly having reduced spacing between controller and memory packages
KR20160131171A (en) * 2015-05-06 2016-11-16 에스케이하이닉스 주식회사 Memory module including battery
KR20170019288A (en) 2015-08-11 2017-02-21 삼성전자주식회사 Memory module and solid state disk having the same
US9484080B1 (en) 2015-11-09 2016-11-01 Invensas Corporation High-bandwidth memory application with controlled impedance loading
US9679613B1 (en) 2016-05-06 2017-06-13 Invensas Corporation TFD I/O partition for high-speed, high-density applications

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5604379A (en) * 1994-09-21 1997-02-18 Sharp Kabushiki Kaisha Semiconductor device having external electrodes formed in concave portions of an anisotropic conductive film
US5925931A (en) * 1996-10-31 1999-07-20 Casio Computer Co., Ltd. Semiconductor device having interconnect lines and connection electrodes formed in groove portions of an insulating layer
US6038135A (en) * 1995-06-30 2000-03-14 Fujitsu Limited Wiring board and semiconductor device
US6287893B1 (en) * 1997-10-20 2001-09-11 Flip Chip Technologies, L.L.C. Method for forming chip scale package
US6344696B2 (en) * 1997-10-03 2002-02-05 Nec Corporation Chip size package semiconductor device and method of forming the same

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4774635A (en) * 1986-05-27 1988-09-27 American Telephone And Telegraph Company At&T Bell Laboratories Semiconductor package with high density I/O lead connection
JP2645068B2 (en) 1988-04-08 1997-08-25 株式会社東芝 Memory module
US5541448A (en) * 1991-10-16 1996-07-30 Texas Instruments Inc. Electronic circuit card
JP3242765B2 (en) 1993-09-09 2001-12-25 富士通株式会社 Semiconductor device and manufacturing method thereof
US6111317A (en) * 1996-01-18 2000-08-29 Kabushiki Kaisha Toshiba Flip-chip connection type semiconductor integrated circuit device
JP3718008B2 (en) * 1996-02-26 2005-11-16 株式会社ルネサス東日本セミコンダクタ Memory module and method of manufacturing the same
US5661677A (en) * 1996-05-15 1997-08-26 Micron Electronics, Inc. Circuit and method for on-board programming of PRD Serial EEPROMS
US5719449A (en) * 1996-09-30 1998-02-17 Lucent Technologies Inc. Flip-chip integrated circuit with improved testability
US6008538A (en) * 1996-10-08 1999-12-28 Micron Technology, Inc. Method and apparatus providing redundancy for fabricating highly reliable memory modules
US5841686A (en) * 1996-11-22 1998-11-24 Ma Laboratories, Inc. Dual-bank memory module with shared capacitors and R-C elements integrated into the module substrate
US5923611A (en) * 1996-12-20 1999-07-13 Micron Technology, Inc. Memory having a plurality of external clock signal inputs
US6069793A (en) * 1997-01-24 2000-05-30 Hitachi, Ltd. Circuit module and information processing apparatus
JP3397067B2 (en) 1997-01-24 2003-04-14 株式会社日立製作所 Cpu module and an information processing apparatus
US5982654A (en) * 1998-07-20 1999-11-09 Micron Technology, Inc. System for connecting semiconductor devices
JP2000100814A (en) * 1998-09-18 2000-04-07 Hitachi Ltd Semiconductor device
US6347394B1 (en) * 1998-11-04 2002-02-12 Micron Technology, Inc. Buffering circuit embedded in an integrated circuit device module used for buffering clocks and other input signals
JP2000164792A (en) 1998-11-30 2000-06-16 Hitachi Ltd Semiconductor device and manufacture thereof
US6307769B1 (en) * 1999-09-02 2001-10-23 Micron Technology, Inc. Semiconductor devices having mirrored terminal arrangements, devices including same, and methods of testing such semiconductor devices

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5604379A (en) * 1994-09-21 1997-02-18 Sharp Kabushiki Kaisha Semiconductor device having external electrodes formed in concave portions of an anisotropic conductive film
US6038135A (en) * 1995-06-30 2000-03-14 Fujitsu Limited Wiring board and semiconductor device
US5925931A (en) * 1996-10-31 1999-07-20 Casio Computer Co., Ltd. Semiconductor device having interconnect lines and connection electrodes formed in groove portions of an insulating layer
US6344696B2 (en) * 1997-10-03 2002-02-05 Nec Corporation Chip size package semiconductor device and method of forming the same
US6287893B1 (en) * 1997-10-20 2001-09-11 Flip Chip Technologies, L.L.C. Method for forming chip scale package

Cited By (44)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7656678B2 (en) 2001-10-26 2010-02-02 Entorian Technologies, Lp Stacked module systems
US6869809B2 (en) * 2003-02-19 2005-03-22 Via Technologies, Inc. Wafer level testing and bumping process
US20040161865A1 (en) * 2003-02-19 2004-08-19 Yu-Lung Yu Wafer level testing and bumping process
US7630202B2 (en) 2004-04-09 2009-12-08 Netlist, Inc. High density module having at least two substrates and at least one thermally conductive layer therebetween
US20100110642A1 (en) * 2004-04-09 2010-05-06 Netlist, Inc. Module having at least two surfaces and at least one thermally conductive layer therebetween
US8345427B2 (en) 2004-04-09 2013-01-01 Netlist, Inc. Module having at least two surfaces and at least one thermally conductive layer therebetween
US20080316712A1 (en) * 2004-04-09 2008-12-25 Pauley Robert S High density module having at least two substrates and at least one thermally conductive layer therebetween
US20110110047A1 (en) * 2004-04-09 2011-05-12 Netlist, Inc. Module having at least two surfaces and at least one thermally conductive layer therebetween
US7839645B2 (en) 2004-04-09 2010-11-23 Netlist, Inc. Module having at least two surfaces and at least one thermally conductive layer therebetween
US7468893B2 (en) * 2004-09-03 2008-12-23 Entorian Technologies, Lp Thin module system and method
US7760513B2 (en) 2004-09-03 2010-07-20 Entorian Technologies Lp Modified core for circuit module system and method
US7443023B2 (en) * 2004-09-03 2008-10-28 Entorian Technologies, Lp High capacity thin module system
US20070115017A1 (en) * 2004-09-03 2007-05-24 Staktek Group L.P. Thin Module System and Method
US7480152B2 (en) * 2004-09-03 2009-01-20 Entorian Technologies, Lp Thin module system and method
US7737549B2 (en) 2004-09-03 2010-06-15 Entorian Technologies Lp Circuit module with thermal casing systems
US7511968B2 (en) * 2004-09-03 2009-03-31 Entorian Technologies, Lp Buffered thin module system and method
US20060125067A1 (en) * 2004-09-03 2006-06-15 Staktek Group L.P. Flex circuit constructions for high capacity circuit module systems and methods
US7602613B2 (en) * 2004-09-03 2009-10-13 Entorian Technologies, Lp Thin module system and method
US7606049B2 (en) * 2004-09-03 2009-10-20 Entorian Technologies, Lp Module thermal management system and method
US7616452B2 (en) * 2004-09-03 2009-11-10 Entorian Technologies, Lp Flex circuit constructions for high capacity circuit module systems and methods
US20060091529A1 (en) * 2004-09-03 2006-05-04 Staktek Group L.P. High capacity thin module system and method
US7768796B2 (en) 2004-09-03 2010-08-03 Entorian Technologies L.P. Die module system
US20070111606A1 (en) * 2004-09-03 2007-05-17 Staktek Group L.P., A Texas Limited Partnership Buffered Thin Module System and Method
US7811097B1 (en) 2005-08-29 2010-10-12 Netlist, Inc. Circuit with flexible portion
US8864500B1 (en) 2005-08-29 2014-10-21 Netlist, Inc. Electronic module with flexible portion
US8033836B1 (en) 2005-08-29 2011-10-11 Netlist, Inc. Circuit with flexible portion
US7442050B1 (en) 2005-08-29 2008-10-28 Netlist, Inc. Circuit card with flexible connection for memory module with heat spreader
US7375971B2 (en) * 2005-10-26 2008-05-20 Infineon Technologies Ag Memory module with an electronic printed circuit board and a plurality of semiconductor chips of the same type
US20070091704A1 (en) * 2005-10-26 2007-04-26 Siva Raghuram Memory module with an electronic printed circuit board and a plurality of semiconductor chips of the same type
US7451421B1 (en) 2005-11-01 2008-11-11 Xilinx, Inc. Methods of implementing and modeling interconnect lines at optional boundaries in multi-product programmable IC dies
US8001511B1 (en) 2005-11-01 2011-08-16 Xilinx, Inc. Methods of implementing and modeling interconnect lines at optional boundaries in multi-product programmable IC dies
US7491576B1 (en) * 2005-11-01 2009-02-17 Xilinx, Inc. Yield-enhancing methods of providing a family of scaled integrated circuits
US7839643B1 (en) 2006-02-17 2010-11-23 Netlist, Inc. Heat spreader for memory modules
US7619893B1 (en) 2006-02-17 2009-11-17 Netlist, Inc. Heat spreader for electronic modules
US8488325B1 (en) 2006-02-17 2013-07-16 Netlist, Inc. Memory module having thermal conduits
US20100000773A1 (en) * 2006-09-22 2010-01-07 Matsushita Electric Industrial Co., Ltd. Electronic component mounting structure
US8759688B2 (en) * 2006-09-22 2014-06-24 Panasonic Corporation Electronic component mounting structure
US20090109642A1 (en) * 2007-10-26 2009-04-30 Samsung Electronics Co., Ltd. Semiconductor modules and electronic devices using the same
US8018723B1 (en) 2008-04-30 2011-09-13 Netlist, Inc. Heat dissipation for electronic modules
US8705239B1 (en) 2008-04-30 2014-04-22 Netlist, Inc. Heat dissipation for electronic modules
US8637998B2 (en) * 2010-11-25 2014-01-28 Renesas Electronics Corporation Semiconductor chip and semiconductor device
US20120133055A1 (en) * 2010-11-25 2012-05-31 Renesas Electronics Corporation Semiconductor chip and semiconductor device
US20120250264A1 (en) * 2011-03-28 2012-10-04 Elpida Memory, Inc. Memory module having memory chip and register buffer
US9372956B1 (en) 2014-11-10 2016-06-21 Xilinx, Inc. Increased usable programmable device dice

Also Published As

Publication number Publication date Type
CN1264924A (en) 2000-08-30 application
JP3914651B2 (en) 2007-05-16 grant
CN1222037C (en) 2005-10-05 grant
US20030089978A1 (en) 2003-05-15 application
JP2000252418A (en) 2000-09-14 application
KR100616055B1 (en) 2006-08-28 grant
KR20000058173A (en) 2000-09-25 application
US7102221B2 (en) 2006-09-05 grant

Similar Documents

Publication Publication Date Title
US6746894B2 (en) Ball grid array interposer, packages and methods
US7429787B2 (en) Semiconductor assembly including chip scale package and second substrate with exposed surfaces on upper and lower sides
US5834843A (en) Multi-chip semiconductor chip module
US6806559B2 (en) Method and apparatus for connecting vertically stacked integrated circuit chips
US6545868B1 (en) Electronic module having canopy-type carriers
US7504284B2 (en) Microelectronic device packages, stacked microelectronic device packages, and methods for manufacturing microelectronic devices
US7071547B2 (en) Assemblies having stacked semiconductor chips and methods of making same
US4992849A (en) Directly bonded board multiple integrated circuit module
US6777799B2 (en) Stacked semiconductor device and method of producing the same
US7166495B2 (en) Method of fabricating a multi-die semiconductor package assembly
US6445077B1 (en) Semiconductor chip package
US6414391B1 (en) Module assembly for stacked BGA packages with a common bus bar in the assembly
US6201302B1 (en) Semiconductor package having multi-dies
US7061087B2 (en) Multi-package stack module
US5789816A (en) Multiple-chip integrated circuit package including a dummy chip
US6828665B2 (en) Module device of stacked semiconductor packages and method for fabricating the same
US7180165B2 (en) Stackable electronic assembly
US7880290B2 (en) Flip-chip packages allowing reduced size without electrical shorts and methods of manufacturing the same
US6774475B2 (en) Vertically stacked memory chips in FBGA packages
US6265783B1 (en) Resin overmolded type semiconductor device
US20040262734A1 (en) Stack type ball grid array package and method for manufacturing the same
US6249052B1 (en) Substrate on chip (SOC) multiple-chip module (MCM) with chip-size-package (CSP) ready configuration
US6444563B1 (en) Method and apparatus for extending fatigue life of solder joints in a semiconductor device
US5726492A (en) Semiconductor module including vertically mounted semiconductor chips
US20030222344A1 (en) Semiconductor device having a heat spreader exposed from a seal resin

Legal Events

Date Code Title Description
AS Assignment

Owner name: HITACHI, LTD., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MIYAMOTO, TOSHIO;NISHIMURA, ASAO;SUGANO, TOSHIO;REEL/FRAME:017803/0323;SIGNING DATES FROM 19991122 TO 19991123