US20070111606A1 - Buffered Thin Module System and Method - Google Patents
Buffered Thin Module System and Method Download PDFInfo
- Publication number
- US20070111606A1 US20070111606A1 US11/564,199 US56419906A US2007111606A1 US 20070111606 A1 US20070111606 A1 US 20070111606A1 US 56419906 A US56419906 A US 56419906A US 2007111606 A1 US2007111606 A1 US 2007111606A1
- Authority
- US
- United States
- Prior art keywords
- module
- memory
- ics
- disposed
- dimm
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/02—Disposition of storage elements, e.g. in the form of a matrix array
- G11C5/04—Supports for storage elements, e.g. memory modules; Mounting or fixing of storage elements on such supports
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0652—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next and on each other, i.e. mixed assemblies
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/189—Printed circuits structurally associated with non-printed electric components characterised by the use of a flexible or folded printed circuit
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/10—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
- H01L25/105—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00011—Not relevant to the scope of the group, the symbol of which is combined with the symbol of this group
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0201—Thermal arrangements, e.g. for cooling, heating or preventing overheating
- H05K1/0203—Cooling of mounted components
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/118—Printed elements for providing electric connections to or between printed circuits specially for flexible printed circuits, e.g. using folded portions
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/181—Printed circuits structurally associated with non-printed electric components associated with surface mounted components
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/05—Flexible printed circuits [FPCs]
- H05K2201/056—Folded around rigid support or component
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10431—Details of mounted components
- H05K2201/1056—Metal over component, i.e. metal plate over component mounted on or embedded in PCB
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10621—Components characterised by their electrical contacts
- H05K2201/10734—Ball grid array [BGA]; Bump grid array
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/20—Details of printed circuits not provided for in H05K2201/01 - H05K2201/10
- H05K2201/2018—Presence of a frame in a printed circuit or printed circuit assembly
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/15—Position of the PCB during processing
- H05K2203/1572—Processing both sides of a PCB by the same process; Providing a similar arrangement of components on both sides; Making interlayer connections from two sides
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0058—Laminating printed circuit boards onto other substrates, e.g. metallic substrates
- H05K3/0061—Laminating printed circuit boards onto other substrates, e.g. metallic substrates onto a metallic substrate, e.g. a heat sink
Definitions
- the present invention relates to systems and methods for creating high density circuit modules.
- DIMM Device In-line Memory Module
- PCB printed circuit board
- the DIMM is typically mounted in the host computer system by inserting a contact-bearing edge of the DIMM into a card edge connector.
- Systems that employ DIMMs provide, however, very limited profile space for such devices and conventional DIMM-based solutions have typically provided only a moderate amount of memory expansion.
- DIMM-based solution As bus speeds have increased, fewer devices per channel can be reliably addressed with a DIMM-based solution. For example, 288 ICs or devices per channel may be addressed using the SDRAM-100 bus protocol with an unbuffered DIMM. Using the DDR-200 bus protocol, approximately 144 devices may be address per channels with the DDR2-400 bus protocol only 72 devices per channel may be addressed. This constraint has led to the development of the fully-buffered DIMM (FB-DIMM) with buffered C/A and data in which 288 devices per channel may be addressed. With the FB-DIMM, not only has capacity increased, pin count has declined to approximately 69 from the approximately 240 pins previously required.
- FB-DIMM fully-buffered DIMM
- the FB-DIMM circuit solution is expected to offer practical motherboard memory capacities of up to about 192 gigabytes with six channels and eight DIMMs per channel and two ranks per DIMM using one gigabyte DRAMs. This solution should also be adaptable to next generation technologies and should exhibit significant downward compatibility.
- DIMM DIMM
- other circuit board There are several known methods to improve the limited capacity of a DIMM or other circuit board.
- small circuit boards aughter cards
- the additional connection may cause, however, flawed signal integrity for the data signals passing from the DIMM to the daughter card and the additional thickness of the daughter card(s) increases the profile of the DIMM.
- MDP Multiple die packages
- This scheme increases the capacity of the memory devices on the DIMM by including multiple semiconductor die in a single device package.
- the additional heat generated by the multiple die typically requires, however, additional cooling capabilities to operate at maximum operating speed.
- the MDP scheme may exhibit increased costs because of increased yield loss from packaging together multiple die that are not fully pre-tested.
- Stacked packages are yet another strategy used to increase circuit board capacity. This scheme increases capacity by stacking packaged integrated circuits to create a high-density circuit module for mounting on the circuit board.
- flexible conductors are used to selectively interconnect packaged integrated circuits.
- Staktek Group L.P. has developed numerous systems for aggregating CSP (chipscale packaged) devices in space saving topologies. The increased component height of some stacking techniques may alter, however, system requirements such as, for example, required cooling airflow or the minimum spacing around a circuit board on its host system.
- integrated circuits preferably memory CSPs
- AMBs accompanying AMBs
- the flexible circuit has expansion contacts disposed along one side.
- the flexible circuit is disposed about a supporting substrate or board to place at least one FB-DIMM instantiation on each side of the constructed module.
- the ICs on the side of the flexible circuit closest to the substrate are disposed, at least partially, in what are, in a preferred embodiment, windows, pockets, or cutaway areas in the substrate.
- Other embodiments may only populate one side of the flexible circuit or may only remove enough substrate material to reduce but not eliminate the entire substrate contribution to overall profile.
- Other embodiments may connect the constituent devices in a way that creates a FB-DIMM circuit or instantiation with the devices on the upper half of the module while another FB-DIMM instantiation is created with the devices on the lower half of the module.
- Other embodiments may, for example, combine selected circuitry from one side of the module (memory CSPs for example) with circuitry on the other side of the module (an AMB, for example) in creating one of plural FB-DIMM instantiations on a single module.
- Other embodiments employ stacks to provide multiple FB-DIMM circuits or instantiations On a low profile module.
- the flexible circuit may exhibit one or two or more conductive layers, and may have changes in the layered structure or have split layers. Other embodiments may stagger or offset the ICs or include greater numbers of ICs.
- FIG. 1 is a depiction of a preferred embodiment of a module devised in accordance with the present invention.
- FIG. 2 depicts a contact bearing first side of a flex circuit devised in accordance with a preferred embodiment of the present invention.
- FIG. 3 depicts the second side of the exemplar populated flex circuit of FIG. 2 .
- FIG. 4 is a cross-sectional depiction through the devices as populated in an embodiment of the present invention.
- FIG. 5 is an enlarged view of the area marked ‘A’ in FIG. 4 .
- FIG. 6 depicts a cross-sectional view of a module devised in accordance with an alternate preferred embodiment of the present invention.
- FIG. 7 depicts the area near an end of a substrate in the embodiment shown in FIG. 6 .
- FIG. 8 depicts a cross-sectional view of a module assembly devised in accordance with a preferred embodiment of the present invention.
- FIG. 9 is an enlarged view of a portion of one preferred embodiment.
- FIG. 10 depicts one perspective of an exemplar module devised in accordance with a preferred embodiment of the present invention.
- FIG. 11 is another depiction of the relationship between flex circuitry and a substrate 14 which has been patterned or windowed with cutaway areas.
- FIG. 12 depicts a cross sectional view of an exemplar substrate employed in FIG. 11 before being combined with populated flex circuits.
- FIG. 13 depicts another embodiment of the invention having additional ICs.
- FIG. 14 is a representation of impedance discontinuities in typical FB-DIMM systems.
- FIG. 15 is a representation of impedance discontinuities in an embodiment of the present invention.
- FIG. 16 depicts yet another embodiment of the present invention.
- FIG. 17 presents another embodiment of the present invention.
- FIG. 18 depicts a low profile embodiment of the present invention.
- FIG. 1 depicts a preferred embodiment devised in accordance with the present invention.
- Module 10 is depicted in FIG. 1 exhibiting ICs 18 and circuit 19 .
- FIG. 2 depicts a first side 8 of flex circuit 12 (“flex”, “flex circuitry”, “flexible circuit”) used in constructing a module according to an embodiment of the present invention.
- Flex circuit 12 is preferably made from one or more conductive layers supported by one or more flexible substrate layers as further described with reference to later Figs. The construction of flex circuitry is known in the art.
- the entirety of the flex circuit 12 may be flexible or, as those of skill in the art will recognize, the flexible circuit structure 12 may be made flexible in certain areas to allow conformability to required shapes or bends, and rigid in other areas to provide rigid and planar mounting surfaces.
- Preferred flex circuit 12 has openings 17 for use in aligning flex circuit 12 to substrate 14 during assembly.
- ICs 18 on flexible circuit 12 are, in this embodiment, chip-scale packaged memory devices of small scale.
- chip-scale or “CSP” shall refer to integrated circuitry of any function with an array package providing connection to one or more die through contacts (often embodied as “bumps” or “balls” for example) distributed across a major, surface of the package or die.
- CSP does not refer to leaded devices that provide connection to an integrated circuit within the package through leads emergent from at least one side of the periphery of the package such as, for example, a TSOP.
- Embodiments of the present invention may be employed with leaded or CSP devices or other devices in both packaged and unpackaged forms but where the term CSP is used, the above definition for CSP should be adopted. Consequently, although CSP excludes leaded devices, references to CSP are to be broadly construed to include the large variety of array devices (and not to be limited to memory only) and whether die-sized or other size such as BGA and micro BGA as well as flip-chip. As those of skill will understand after appreciating this disclosure, some embodiments of the present invention may be devised to employ stacks of ICs each disposed where an IC 18 is indicated in the exemplar Figs.
- Multiple integrated circuit die may be included in a package depicted as a single IC 18 . While in this embodiment memory ICs are used to provide a memory expansion board or module, and various embodiments may include a variety of integrated circuits and other components. Such variety may include microprocessors, FPGA's, RF transceiver circuitry, digital logic, as a list of non-limiting examples, or other circuits or systems which may benefit from a high-density circuit board or module capability. Circuit 19 depicted between ICs 18 may be a memory buffer or controller but in a preferred embodiment is the well known advanced memory buffer or “AMB”.
- AMB advanced memory buffer
- FIG. 2 shows flex circuit 12 as having first and second fields F 1 and F 2 .
- Each of fields F 1 and F 2 have at least one mounting contact array for CSPs such as the one depicted by reference 11 A.
- Contact arrays such as array 11 are disposed beneath ICs 18 and circuits 19 .
- An exemplar contact array 11 A is shown as is exemplar IC 18 to be mounted at contact array 11 A as depicted.
- the contact arrays 11 A that correspond to an IC plurality may be considered a contact array set.
- Field F 1 of side 8 of flex circuit 12 is shown populated with first plurality of CSPs IC R1 and second plurality of CSPs IC R2 while second field F 2 of side 8 of flex circuit 12 is shown populated with first plurality of CSPs IC R1 and second plurality of CSPs IC R2 .
- the identified pluralities of CSPs are, when disposed in the configurations depicted, typically described as “ranks”.
- flex circuit 12 bears a plurality of module contacts allocated in this embodiment into two rows (C R1 and C R2 ) of module contacts 20 .
- flex circuit 12 When flex circuit 12 is folded as later depicted, side 8 depicted in FIG. 2 is presented at the outside of module 10 .
- the opposing side 9 of flex circuit 12 is on the inside in several depicted configurations of module 10 and thus side 9 is closer to the substrate 14 about which flex circuit 12 is disposed than is side 8 .
- Other embodiments may have other numbers of ranks and combinations of plural CSPs connected to create the module of the present invention.
- FIG. 3 shows side 9 of flex circuit 12 depicting the other side of the flex circuit shown in FIG. 2 .
- Side 9 of flex circuit 12 is shown as being populated with multiple CSPs 18 .
- Side 9 includes fields F 1 and F 2 that each include at least one mounting contact array site for CSPs and, in the depicted case, include multiple contact arrays.
- Each of fields F 1 and F 2 include, in the depicted preferred embodiment, two pluralities of ICs identified in FIG. 3 as IC R1 and IC R2 .
- each side of flex circuit 12 has, in a preferred embodiment, two fields F 1 and F 2 each of which fields includes two ranks of CSPs IC R1 and IC R2 .
- FIG. 3 shows side 9 of flex circuit 12 depicting the other side of the flex circuit shown in FIG. 2 .
- Side 9 of flex circuit 12 is shown as being populated with multiple CSPs 18 .
- Side 9 includes fields F 1 and F 2 that each include at least one mounting contact array
- fields F 1 and F 2 will be disposed on different sides of substrate 14 in a completed module 10 when ICs 18 are identified according to the organizational identification depicted in FIGS. 2 and 3 but those of skill will recognize that the groupings of ICs 18 shown in FIGS. 2 and 3 are not dictated by the invention but are provided merely as an exemplar organizational strategy to assist in understanding the present invention.
- Flex circuit 12 may also depicted with reference to its perimeter edges, two of which are typically long (PE long1 and PE long2 ) and two of which are typically shorter (PE short1 and PE short2 ).
- Other embodiments may employ flex circuits 12 that are not rectangular in shape and may be square in which case the perimeter edges would be of equal size or other convenient shape to adapt to manufacturing particulars.
- Other embodiments may also have fewer or greater numbers of ranks or pluralities of ICs in each field or on a side of a flex circuit.
- FIG. 2 depicts an exemplar conductive trace 21 connecting row C R2 of module contacts 20 to ICs 18 .
- Traces 21 may also connect to vias that may transit to other conductive layers of flex 12 in certain embodiments having more than one conductive layer.
- vias connect ICs 18 on side 9 of flex 12 to module contacts 20 .
- An example via is shown as reference 23 .
- Traces 21 may make other connections between the ICs on either side of flex 12 and may traverse the rows of module contacts 20 to interconnect ICs. Together the various traces and vias make interconnections needed to convey data and control signals amongst the various ICs and buffer circuits.
- the present invention may be implemented with only a single row of module contacts 20 and may, in other embodiments, be implemented as a module bearing ICs on only one side of flex circuit 12 .
- FIG. 4 is a cross section views of a module 10 devised in accordance with a preferred embodiment of the present invention.
- Module 10 is populated with ICs 18 having top surfaces 18 T and bottom surfaces 18 B .
- Substrate or support structure 14 has first and second perimeter edges 16 A and 16 Bi appearing in the depiction of FIG. 4 as ends.
- Substrate or support structure 14 typically has first and second lateral sides S 1 and S 2 .
- Flex 12 is wrapped about perimeter edge 16 A of substrate 14 , which in the depicted embodiment, provides the basic shape of a common DIMM board form factor such as that defined by JEDEC standard MO-256.
- FIG. 5 is an enlarged view of the area marked ‘A’ in FIG. 4 .
- Edge 16 A of substrate 14 is shaped like a male side edge of an edge, card connector. While a particular oval-like configuration is shown, edge 16 A may take on other shapes devised to mate with various connectors or sockets. The form and function of various edge card connectors are well know in the art.
- flex 12 is wrapped around edge 16 A of substrate 14 and may be laminated or adhesively connected to substrate 14 with adhesive 30 . The depicted adhesive 30 and flex 12 may vary in thickness and are not drawn to scale to simplify the drawing.
- the depicted substrate 14 has a thickness such that when assembled with the flex 12 and adhesive 30 , the thickness measured between module contacts 20 falls in the range specified for the mating connector.
- flex circuit 12 may be wrapped about perimeter edge 16 B or both perimeter edges 16 A and 16 B of substrate 14 .
- multiple flex circuits may be employed or a single flex circuit may connect one or both sets of contacts 20 to the resident ICs.
- FIG. 6 depicts a cross-sectional view of a module 10 devised in accordance with an alternate preferred embodiment of the present invention with the view taken along a line through two AMBs and selected ICs 18 from IC R1 .
- the module 10 depicted in FIG. 6 differs from that shown in earlier embodiments in that rather than a single flex circuit 12 , the depicted exemplar module 10 employs two flex circuits 12 A and 12 B with 12 A being disposed on one lateral side S 1 of substrate 14 while flex circuit 12 B is employed on lateral side S 2 of substrate 14 .
- FIG. 7 depicts the area near end 16 A of substrate 14 in the embodiment shown in FIG. 6 that employs two flex circuits identified as 12 A and 12 B to implement a module in accordance with an alternate preferred embodiment of the present invention.
- Each of flex circuits 12 A and 12 B are populated with ICs 18 on one or both of their respective sides 8 and 9 and each of flex circuits 12 A and 12 B employ a buffer circuit 19 such as, for example, an advanced buffer circuit or AMB to implement, along with the resident CSPs, multiple FB-DIMM circuits mounted on a single module 10 .
- a buffer circuit 19 such as, for example, an advanced buffer circuit or AMB to implement, along with the resident CSPs, multiple FB-DIMM circuits mounted on a single module 10 .
- each of flex circuits 12 A and 12 B opposite the disposition of buffer circuit 19 disposed along side 8 of flex circuits 12 A and 12 B is, in the depicted module, filled with a conformal material 31 to provide support along the length of module 10 where structure is not provided by the bodies of circuits such as ICs 18 or buffers 19 .
- FIG. 8 depicts a cross-sectional view of a module 10 devised with a substrate 14 that has cutaway areas into which ICs 18 are disposed to reduce the profile of module 10 .
- Corresponding ICs 18 from each of fields F 1 and F 2 pass through windows 250 in substrate 14 as shown in later Figs. in further detail and the inner ICs 18 are preferably attached to each other's upper surfaces 18 T with a thermally conductive adhesive 30 ). While in this embodiment, the depicted ICs are attached to flex circuit 12 in opposing pairs, fewer or greater numbers of ICs may be connected in other arrangements such as, for example, staggered or offset arrangements in which they may exhibit preferred thermal characteristics.
- ICs 18 will be CSPs and typically, memory CSPs. To simplify the drawing, discrete components such as resistors and capacitors typically found on embodiments of module 10 are not shown.
- flex circuit 12 has module contacts 20 positioned in a manner devised to fit in a circuit board card edge connector or socket and connect to corresponding contacts in the connector (not shown). While module contacts 20 are shown protruding from the surface of flex circuit 12 , other embodiments may have flush contacts or contacts below the surface level of flex 12 . Substrate 14 supports module contacts 20 from behind flex circuit 12 in a manner devised to provide the mechanical form required for insertion into a socket. In other embodiments, the thickness or shape of substrate 14 in the vicinity of perimeter edge 16 A may differ from that in the vicinity of perimeter edge 16 B.
- Substrate 14 in the depicted embodiment is preferably made of a metal such as aluminum or copper, as non-limiting examples, or where thermal management is less of an issue, materials such as FR4 (flame retardant type 4) epoxy laminate, PTFE (poly-tetra-fluoro-ethylene) or plastic.
- FR4 flame retardant type 4
- PTFE poly-tetra-fluoro-ethylene
- advantageous features from multiple technologies may be combined with use of FR4 having a layer of copper on both sides to provide a substrate 14 devised from familiar materials which may provide heat conduction or a ground plane.
- FIG. 9 is an enlarged view of a portion of one preferred embodiment showing lower IC 18 1 and upper IC 18 2 and substrate 14 having cutaway areas into which ICs 18 are disposed.
- conductive layer 66 of flex circuit 12 contains conductive traces connecting module contacts 20 to BGA contacts 63 on ICs 18 1 and 18 2 .
- the number of layers may be devised in a manner to achieve the bend radius required in those embodiments that bend flex circuit 12 around edge 16 A or 16 B, for example.
- the number of layers in any particular portion of flex circuit 12 may also be devised to achieve the necessary connection density given a particular minimum trace width associated with the flex circuit technology used.
- Some flex circuits 12 may have three or four or more conductive layers.
- Such layers may be beneficial to route signals in a FB-DIMM which may have fewer DIMM input/output signals than a registered DIMM, but may have more interconnect traces required among devices on the DIMM, such as, for example, the C/A copy A and C/A copy B (command/address) signals produced by an FB-DIMM AMB.
- Conductive layers 64 and 66 express conductive traces that connect to the IC's and may further connect to other discrete components (not shown).
- the conductive layers arc metal stick as, for example, copper or alloy 110 .
- Vias such as the exemplar vias 23 connect the two conductive layers 64 and 66 and thereby enable connection between conductive layer 64 and module contacts 20 .
- the two conductive layers 64 and 66 may be devised in a manner so that one of them has substantial area employed as a ground plane. The other layer may employ substantial area as a voltage reference plane.
- flex circuit 12 may in some embodiments be rigid portions (rigid-flex). Construction of rigid-flex circuitry is known in the art.
- Flex circuit 12 may be particularly devised to operate as a heat spreader or sink adding to the thermal conduction out of ICs 18 1 and 18 2 .
- FIG. 10 depicts one perspective of an exemplar module 10 devised in accordance with a preferred embodiment of the present invention. As those of skill will understand, the depiction of FIG. 10 is simplified to show more clearly the principles of the invention but depicts fewer ICs 18 than would typically be presented in embodiments of the present invention.
- the principles of the present invention may, however, be employed where only one IC 18 is resident on a side of a flex circuit 12 or where multiple ranks or pluralities of ICS are resident on a side of flex circuit 12 , or, as will be later shown, where multiple ICs 18 are disposed one atop the other to give a single module 10 materially greater.
- FIG. 10 depicts a cross sectional view of an exemplar module showing a reduced number of ICs 18 to allow a clearer exposition of the principles of the present invention as illustrated by this depicted embodiment.
- the module shown in FIG. 10 is formed with an exemplar flex circuit such as that depicted in FIGS. 2 and 3 .
- the second side 9 of flex circuit 12 shown in FIG. 3 is folded about substrate 14 shown in FIG. 10 to place ICs 18 into the windows 250 arrayed along substrate 14 .
- ICs of ranks IC R1 and IC R2 being disposed back to back within windows 250 .
- a thermally conductive adhesive or glue is used on the upper sides of ICs 18 to encourage thermal energy flow as well as provide some mechanical advantages.
- FIG. 10 depicts the first or, in this case, the outer side of the flex circuit once combined with substrate 14
- the flex circuit itself will have staggered mounting arrays 11 A on side 8 of flex circuit 12 relative to side 9 of flex circuit 12 .
- ICs 18 which are on second side 9 (which in this depiction is the inner side with respect to the module 10 ) of populated flex circuit 12 are disposed in windows 250 so that the upper surfaces 18 T of ICs 18 of row ICR 1 of F 1 are in close proximity with the upper surfaces 18 t of ICs 18 of rank ICR 1 of F 2 .
- a first group of ICs (CSPs in the depiction) may be considered to be comprised of the ICs of IC R1 from both fields F 1 and F 2 while a second group of ICs may be considered to be comprised of the ICs of IC R2 from both fields F 1 and F 2 .
- the ICs 18 that are populated along side 9 of flex circuit 12 are positioned in the cutaway areas of the first and second lateral sides, respectively, of substrate 14 .
- the cutaway areas on each lateral side of substrate 14 are in spatial coincidence to create windows 250 .
- Those of skill will recognize that the depiction is not to scale but representative of the interrelationships between the elements and the arrangement results in a profile “PP” for module 10 that is significantly smaller than it would have been without fitting ICs 18 along inner side 9 of flex circuit 12 into windows 250 .
- Profile P in this case is approximately the sum of the distances between the upper and lower surfaces of IC 18 plus 4 ⁇ the diameter of the BGA contacts 63 plus 2 ⁇ the thickness of flex circuit 12 in addition to any adhesive layers 30 employed to adhere one IC 18 to another. This profile dimension will vary depending upon whether BGA contacts 63 are disposed below the surface of flex circuit 12 to reach an appropriate conductive laver or contacts which typically are a part of flex circuit 12 .
- FIG. 11 is another depiction of the relationship between flex circuitry and a substrate 14 which has been patterned or windowed with cutaway areas.
- the view of FIG. 11 is taken along a line that would intersect the bodies of ICs 18 .
- two flex circuits 12 A and 12 B are shown populated along their respective sides 9 with ICs 18 (i.e., CSPs in the depiction).
- the ICs 18 along the inner side 9 of flex circuit 12 A are staggered relative to those that are along inner side 9 of flex circuit 12 B when module 10 is assembled and flex circuits 12 A and 12 B are combined with substrate 14 .
- flex circuits 12 A and 12 B even though depicted as being populated on only one side, may be populated on either or both sides 8 and 9 just as in those embodiments that employ a single flex circuit 12 may be populated one or both sides of flex circuit 12 and may have populated one or both fields or ranks within fields on one or both sides with CSPs or other circuits.
- FIG. 12 depicts a cross sectional view of exemplar substrate 14 employed in FIG. 11 before being, combined with populated flex circuits 12 A and 12 B as viewed along a line through windows 250 of substrate 14 .
- a number of cutaway areas or pockets are delineated with dotted lines and identified with references 250 B 3 and 250 B 4 , respectively.
- Those areas identified as 250 B 3 correspond, in this example, to the pockets, sites, or cutaway areas on one side of substrate 14 into which ICs 18 from flex circuit 12 A will be disposed when substrate 14 and flex circuit 12 A are combined.
- Those pocket, sites, or cutaway areas identified as references 250 B 4 correspond to the sites into which ICs 18 from flex circuit 12 B will be disposed.
- window may refer to an opening all the way through substrate 14 across span “S” which corresponds to the width or height dimension of packaged IC 18 or, it may also refer to that opening where cutaway areas on each of the two sides of substrate 14 overlap.
- cutaway areas 250 B 3 and 250 B 4 overlap, there are, as depicted, windows all the way through substrate 14 .
- cutaway areas 250 B 3 and 2501 B 4 may not overlap or in other embodiments, there may be pockets or cutaway areas only on one side of substrate 14 .
- cutaway areas such as those identified with references 250 B 3 and 250 B 4 may be formed in a variety of ways depending on the material of substrate 14 and need not literally be “cut” away but may be formed by a variety of molding, milling and cutting processes as is understood by those in the field.
- FIG. 13 depicts another embodiment of the invention having additional ICs 18 .
- four flex level transitions 26 connect to four mounting portions 28 of flex circuits 12 A 1 , 12 A 2 , 12 B 1 , and 12 B 2 .
- each mounting portion 28 has ICs 18 on both sides.
- Flex circuitry 12 may also be provided in this configuration by, for example, having a split flex with layers interconnected with vias. As those of skill will recognize, the possibilities for large capacity iterations of module 10 are magnified by such strategies and the same principles may be employed where the ICs 18 on one side of substrate 14 are staggered relative to those ICs 18 on the other side of substrate 14 or, substrates such as those shown in FIG. 4 that have no cutaway areas may be employed.
- module 10 Four flex circuits are employed in module 10 as depicted in FIG. 13 and, although those embodiments that wrap flex circuit 12 about end 16 A of substrate 14 present manufacturing efficiencies, in some environments having flex circuitry separate from each other may be desirable.
- FIG. 14 includes two modules 10 and includes a representation of the connection between the two modules.
- Discontinuity D 1 represents the impedance discontinuity effectuated by the connector-socket combination associated with the first module 10 F.
- Discontinuity D 2 represents the impedance perturbation effectuated by the connection between the connector-socket of first module 10 F and the connector-socket of second module 10 S while discontinuity D 3 represents the discontinuity effectuated by the connector-socket combination associated with the second module 10 S.
- the AMB is the new buffer technology particularly for server memory and typically includes a number of features including pass-through logic for reading and writing data and commands and internal serialization capability, a data bus interface, a deserialing and decode logic capability and clocking functions.
- the functioning of an AMB is the principal distinguishing hard feature of a FB-DIMM module.
- FIG. 15 is a schematic representation of the single impedance perturbation DX effectuated by the connection between a first AMB 19 of a first FB-DIMM “FB 1 ” of a first module 10 F and a second AMP 19 of a second FB-DIMM “FB 2 ” of the same first module 10 F.
- FIG. 16 depicts another embodiment of the present invention in which a module 10 is devised using stacks to create a module 10 presenting two FB-DIMM circuits.
- stacks such as depicted stacks 40 owned by Staktek Group L.P. allows creating modules that have multiple FB-DIMM circuits on a single module.
- Stacks 40 are just one of several stack designs that may be employed with the present invention.
- Stacks 40 are devised with mandrels 42 and stack flex circuits 44 as described in U.S. patent application Ser. No. 10/453,395, filed Jun. 6, 2003 which is owned by Staktek Group L.P. and which is hereby incorporated by reference and stacks 40 and AMP 19 are mounted on flex circuit 12 which is disposed about substrate 14 .
- FIG. 17 depicts use of stacks in an embodiment of the present invention that exhibits a low profile with use of stacks.
- Such an embodiment presents at least two FB-DIMM circuits at its contacts 20 .
- FIG. 18 illustrates a low profile embodiment of the present invention.
- the depicted module 10 has at least two AMBs and associated circuitry such as ICs 18 which in the preferred mode and as illustrated are CSPs and needed support circuitry to create at least two FB-DIMM circuits or instantiations on a single module with a low profile.
- the second AMB in addition to the one literally shown can be disposed on either side of module 10 but preferably will be disposed closer to lateral side S 2 of substrate 14 than is the depicted AMB 19 but like AMB 19 will be disposed on side 8 of flex circuit 12 .
- contacts 20 are along side 8 of flex circuit 12 and proximal to edge E of flex circuit 12 .
- the principal circuits that constitute the first FB-DIMM circuitry or instantiation may be disposed in single rank file as shown. They may be allocated to first and second mounting fields of the first and second sides of flex circuit 12 as earlier described with reference to earlier Figs. Those of skill will recognize that contacts 20 may appear on one or both sides of module 10 depending on the mechanical contact interface particulars of the application.
- the present invention may be employed to advantage in a variety of applications and environment such as, for example, in computers such as servers and notebook computers by being placed in motherboard expansion slots to provide enhanced memory capacity while utilizing fewer sockets.
- the two high rank embodiments or the single rank high embodiments may both be employed to such advantage as those of skill will recognize after appreciating this specification.
- flex circuit 12 is placed flat and both sides populated according to circuit board assembly techniques known in the art. Flex circuit 12 is then folded about end 16 A of substrate 14 . Flex 12 may be laminated or otherwise attached to substrate 14 .
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Structure Of Printed Boards (AREA)
Abstract
Multiple fully buffered DIMM circuits or instantiations are presented in a single module. In a preferred embodiment, memory integrated circuits (preferably CSPs) and accompanying AMBs are arranged in two ranks in two fields on each side of a flexible circuit. The flexible circuit has expansion contacts disposed along one side. The flexible circuit is disposed about a supporting substrate or board to place one complete FB-DIMM circuit or instantiation on each side of the constructed module. In alternative but also preferred embodiments, the ICs on the side of the flexible circuit closest to the substrate are disposed, at least partially, in what are, in a preferred embodiment, windows, pockets, or cutaway areas in the substrate. Other embodiments may only populate one side of the flexible circuit or may only remove enough substrate material to reduce but not eliminate the entire substrate contribution to overall profile. The flexible circuit may exhibit one or two or more conductive layers, and may have changes in the layered structure or have split layers. Other embodiments may stagger or offset the ICs or include greater numbers of ICs.
Description
- This application is a continuation of U.S. patent application Ser. No. 11/007,551 filed Dec. 8, 2004, which is a continuation-in-part of U.S. patent application Ser. No. 10/934,027 filed Sep. 3, ?9004. U.S. patent application Ser. Nos. 11/007,551 and 11/934,027 are incorporated herein by reference.
- The present invention relates to systems and methods for creating high density circuit modules.
- The well-known DIMM (Dual In-line Memory Module) board has been used for years, in various forms, to provide memory expansion. A typical DIMM includes a conventional PCB (printed circuit board) with memory devices and supporting digital logic devices mounted on both sides. The DIMM is typically mounted in the host computer system by inserting a contact-bearing edge of the DIMM into a card edge connector. Systems that employ DIMMs provide, however, very limited profile space for such devices and conventional DIMM-based solutions have typically provided only a moderate amount of memory expansion.
- As bus speeds have increased, fewer devices per channel can be reliably addressed with a DIMM-based solution. For example, 288 ICs or devices per channel may be addressed using the SDRAM-100 bus protocol with an unbuffered DIMM. Using the DDR-200 bus protocol, approximately 144 devices may be address per channels with the DDR2-400 bus protocol only 72 devices per channel may be addressed. This constraint has led to the development of the fully-buffered DIMM (FB-DIMM) with buffered C/A and data in which 288 devices per channel may be addressed. With the FB-DIMM, not only has capacity increased, pin count has declined to approximately 69 from the approximately 240 pins previously required.
- The FB-DIMM circuit solution is expected to offer practical motherboard memory capacities of up to about 192 gigabytes with six channels and eight DIMMs per channel and two ranks per DIMM using one gigabyte DRAMs. This solution should also be adaptable to next generation technologies and should exhibit significant downward compatibility.
- This great has, however, come with some cost and will eventually be self-limiting. The basic principle of systems that employ FB-DIMM relies upon a point-to-point or serial addressing scheme rather than the parallel multi-drop interface that dictates non-buffered DIMM addressing. That is, one DIMM is in point-to-point relationship with the memory controller and each DIMM is in point-to-point relationship with adjacent DIMMs. Consequently, as bus speeds increase, the number of DIMMs on a bus will decline as the discontinuities caused by the chain of point to point connections from the controller to the “last” DIMM become magnified in effect as speeds increase. Consequently, methods to increase the capacity of a single DIMM find value in contemporary memory and computing systems.
- There are several known methods to improve the limited capacity of a DIMM or other circuit board. In one strategy, for example, small circuit boards (daughter cards) are connected to the DIMM to provide extra mounting space. The additional connection may cause, however, flawed signal integrity for the data signals passing from the DIMM to the daughter card and the additional thickness of the daughter card(s) increases the profile of the DIMM.
- Multiple die packages (MDP) are also used to increase DIMM capacity while preserving profile conformity. This scheme increases the capacity of the memory devices on the DIMM by including multiple semiconductor die in a single device package. The additional heat generated by the multiple die typically requires, however, additional cooling capabilities to operate at maximum operating speed. Further, the MDP scheme may exhibit increased costs because of increased yield loss from packaging together multiple die that are not fully pre-tested.
- Stacked packages are yet another strategy used to increase circuit board capacity. This scheme increases capacity by stacking packaged integrated circuits to create a high-density circuit module for mounting on the circuit board. In some techniques, flexible conductors are used to selectively interconnect packaged integrated circuits. Staktek Group L.P. has developed numerous systems for aggregating CSP (chipscale packaged) devices in space saving topologies. The increased component height of some stacking techniques may alter, however, system requirements such as, for example, required cooling airflow or the minimum spacing around a circuit board on its host system.
- What is needed, however, are methods and structures for increasing the flexibility of the FB-DIMM solution.
- Multiple fully buffered DIMM circuits or instantiations are combined in a single module to provide on a single module circuitry that is substantially the functional equivalent of two or more FB-DIMMs but avoids some of the drawbacks associated with having two discrete FB-DIMMs In a preferred embodiment, integrated circuits (preferably memory CSPs) and accompanying AMBs are arranged in two ranks in two fields on each side of a flexible circuit. The flexible circuit has expansion contacts disposed along one side. The flexible circuit is disposed about a supporting substrate or board to place at least one FB-DIMM instantiation on each side of the constructed module. In alternative, but also preferred embodiments, the ICs on the side of the flexible circuit closest to the substrate are disposed, at least partially, in what are, in a preferred embodiment, windows, pockets, or cutaway areas in the substrate. Other embodiments may only populate one side of the flexible circuit or may only remove enough substrate material to reduce but not eliminate the entire substrate contribution to overall profile. Other embodiments may connect the constituent devices in a way that creates a FB-DIMM circuit or instantiation with the devices on the upper half of the module while another FB-DIMM instantiation is created with the devices on the lower half of the module. Other embodiments may, for example, combine selected circuitry from one side of the module (memory CSPs for example) with circuitry on the other side of the module (an AMB, for example) in creating one of plural FB-DIMM instantiations on a single module. Other embodiments employ stacks to provide multiple FB-DIMM circuits or instantiations On a low profile module. The flexible circuit may exhibit one or two or more conductive layers, and may have changes in the layered structure or have split layers. Other embodiments may stagger or offset the ICs or include greater numbers of ICs.
-
FIG. 1 is a depiction of a preferred embodiment of a module devised in accordance with the present invention. -
FIG. 2 depicts a contact bearing first side of a flex circuit devised in accordance with a preferred embodiment of the present invention. -
FIG. 3 depicts the second side of the exemplar populated flex circuit ofFIG. 2 . -
FIG. 4 is a cross-sectional depiction through the devices as populated in an embodiment of the present invention. -
FIG. 5 is an enlarged view of the area marked ‘A’ inFIG. 4 . -
FIG. 6 depicts a cross-sectional view of a module devised in accordance with an alternate preferred embodiment of the present invention. -
FIG. 7 depicts the area near an end of a substrate in the embodiment shown inFIG. 6 . -
FIG. 8 depicts a cross-sectional view of a module assembly devised in accordance with a preferred embodiment of the present invention. -
FIG. 9 is an enlarged view of a portion of one preferred embodiment. -
FIG. 10 depicts one perspective of an exemplar module devised in accordance with a preferred embodiment of the present invention. -
FIG. 11 is another depiction of the relationship between flex circuitry and asubstrate 14 which has been patterned or windowed with cutaway areas. -
FIG. 12 depicts a cross sectional view of an exemplar substrate employed inFIG. 11 before being combined with populated flex circuits. -
FIG. 13 depicts another embodiment of the invention having additional ICs. -
FIG. 14 is a representation of impedance discontinuities in typical FB-DIMM systems. -
FIG. 15 is a representation of impedance discontinuities in an embodiment of the present invention. -
FIG. 16 depicts yet another embodiment of the present invention. -
FIG. 17 presents another embodiment of the present invention. -
FIG. 18 depicts a low profile embodiment of the present invention. -
FIG. 1 depicts a preferred embodiment devised in accordance with the present invention.Module 10 is depicted inFIG. 1 exhibiting ICs 18 andcircuit 19. -
FIG. 2 depicts a first side 8 of flex circuit 12 (“flex”, “flex circuitry”, “flexible circuit”) used in constructing a module according to an embodiment of the present invention.Flex circuit 12 is preferably made from one or more conductive layers supported by one or more flexible substrate layers as further described with reference to later Figs. The construction of flex circuitry is known in the art. The entirety of theflex circuit 12 may be flexible or, as those of skill in the art will recognize, theflexible circuit structure 12 may be made flexible in certain areas to allow conformability to required shapes or bends, and rigid in other areas to provide rigid and planar mounting surfaces.Preferred flex circuit 12 has openings 17 for use in aligningflex circuit 12 tosubstrate 14 during assembly. -
ICs 18 onflexible circuit 12 are, in this embodiment, chip-scale packaged memory devices of small scale. For purposes of this disclosure, the term chip-scale or “CSP” shall refer to integrated circuitry of any function with an array package providing connection to one or more die through contacts (often embodied as “bumps” or “balls” for example) distributed across a major, surface of the package or die. CSP does not refer to leaded devices that provide connection to an integrated circuit within the package through leads emergent from at least one side of the periphery of the package such as, for example, a TSOP. - Embodiments of the present invention may be employed with leaded or CSP devices or other devices in both packaged and unpackaged forms but where the term CSP is used, the above definition for CSP should be adopted. Consequently, although CSP excludes leaded devices, references to CSP are to be broadly construed to include the large variety of array devices (and not to be limited to memory only) and whether die-sized or other size such as BGA and micro BGA as well as flip-chip. As those of skill will understand after appreciating this disclosure, some embodiments of the present invention may be devised to employ stacks of ICs each disposed where an
IC 18 is indicated in the exemplar Figs. - Multiple integrated circuit die may be included in a package depicted as a
single IC 18. While in this embodiment memory ICs are used to provide a memory expansion board or module, and various embodiments may include a variety of integrated circuits and other components. Such variety may include microprocessors, FPGA's, RF transceiver circuitry, digital logic, as a list of non-limiting examples, or other circuits or systems which may benefit from a high-density circuit board or module capability.Circuit 19 depicted betweenICs 18 may be a memory buffer or controller but in a preferred embodiment is the well known advanced memory buffer or “AMB”. - The depiction of
FIG. 2 showsflex circuit 12 as having first and second fields F1 and F2. Each of fields F1 and F2 have at least one mounting contact array for CSPs such as the one depicted by reference 11A. Contact arrays such asarray 11 are disposed beneathICs 18 andcircuits 19. An exemplar contact array 11A is shown as isexemplar IC 18 to be mounted at contact array 11A as depicted. The contact arrays 11A that correspond to an IC plurality may be considered a contact array set. - Field F1 of side 8 of
flex circuit 12 is shown populated with first plurality of CSPs ICR1 and second plurality of CSPs ICR2 while second field F2 of side 8 offlex circuit 12 is shown populated with first plurality of CSPs ICR1 and second plurality of CSPs ICR2. Those of skill will recognize that the identified pluralities of CSPs are, when disposed in the configurations depicted, typically described as “ranks”. Between the ranks ICR2 of field F1 and ICR2 of field F2,flex circuit 12 bears a plurality of module contacts allocated in this embodiment into two rows (CR1 and CR2) ofmodule contacts 20. Whenflex circuit 12 is folded as later depicted, side 8 depicted inFIG. 2 is presented at the outside ofmodule 10. The opposing side 9 offlex circuit 12 is on the inside in several depicted configurations ofmodule 10 and thus side 9 is closer to thesubstrate 14 about whichflex circuit 12 is disposed than is side 8. Other embodiments may have other numbers of ranks and combinations of plural CSPs connected to create the module of the present invention. -
FIG. 3 shows side 9 offlex circuit 12 depicting the other side of the flex circuit shown inFIG. 2 . Side 9 offlex circuit 12 is shown as being populated withmultiple CSPs 18. Side 9 includes fields F1 and F2 that each include at least one mounting contact array site for CSPs and, in the depicted case, include multiple contact arrays. Each of fields F1 and F2 include, in the depicted preferred embodiment, two pluralities of ICs identified inFIG. 3 as ICR1 and ICR2. Thus, each side offlex circuit 12 has, in a preferred embodiment, two fields F1 and F2 each of which fields includes two ranks of CSPs ICR1 and ICR2. In laterFIG. 4 , it will be recognized that fields F1 and F2 will be disposed on different sides ofsubstrate 14 in a completedmodule 10 whenICs 18 are identified according to the organizational identification depicted inFIGS. 2 and 3 but those of skill will recognize that the groupings ofICs 18 shown inFIGS. 2 and 3 are not dictated by the invention but are provided merely as an exemplar organizational strategy to assist in understanding the present invention. - Various discrete components such as termination resistors, bypass capacitors and bias resistors, in addition to the
buffers 19 shown on side 8 offlex circuit 12, may be mounted on either or both of sides 8 and 9 offlex 12. Such discrete components are not shown to simplify the drawing.Flex circuit 12 may also depicted with reference to its perimeter edges, two of which are typically long (PElong1 and PElong2) and two of which are typically shorter (PEshort1 and PEshort2). Other embodiments may employflex circuits 12 that are not rectangular in shape and may be square in which case the perimeter edges would be of equal size or other convenient shape to adapt to manufacturing particulars. Other embodiments may also have fewer or greater numbers of ranks or pluralities of ICs in each field or on a side of a flex circuit. -
FIG. 2 depicts an exemplarconductive trace 21 connecting row CR2 ofmodule contacts 20 toICs 18. Those of skill will understand that there are many such traces in a typical embodiment.Traces 21 may also connect to vias that may transit to other conductive layers offlex 12 in certain embodiments having more than one conductive layer. In a preferred embodiment, vias connectICs 18 on side 9 offlex 12 tomodule contacts 20. An example via is shown asreference 23.Traces 21 may make other connections between the ICs on either side offlex 12 and may traverse the rows ofmodule contacts 20 to interconnect ICs. Together the various traces and vias make interconnections needed to convey data and control signals amongst the various ICs and buffer circuits. Those of skill will understand that the present invention may be implemented with only a single row ofmodule contacts 20 and may, in other embodiments, be implemented as a module bearing ICs on only one side offlex circuit 12. -
FIG. 4 is a cross section views of amodule 10 devised in accordance with a preferred embodiment of the present invention.Module 10 is populated withICs 18 havingtop surfaces 18 T and bottom surfaces 18 B. Substrate orsupport structure 14 has first and second perimeter edges 16A and 16Bi appearing in the depiction ofFIG. 4 as ends. Substrate orsupport structure 14 typically has first and second lateral sides S1 and S2. Flex 12 is wrapped aboutperimeter edge 16A ofsubstrate 14, which in the depicted embodiment, provides the basic shape of a common DIMM board form factor such as that defined by JEDEC standard MO-256. -
FIG. 5 is an enlarged view of the area marked ‘A’ inFIG. 4 .Edge 16A ofsubstrate 14 is shaped like a male side edge of an edge, card connector. While a particular oval-like configuration is shown,edge 16A may take on other shapes devised to mate with various connectors or sockets. The form and function of various edge card connectors are well know in the art. In many preferred embodiments,flex 12 is wrapped aroundedge 16A ofsubstrate 14 and may be laminated or adhesively connected tosubstrate 14 withadhesive 30. The depicted adhesive 30 andflex 12 may vary in thickness and are not drawn to scale to simplify the drawing. The depictedsubstrate 14 has a thickness such that when assembled with theflex 12 and adhesive 30, the thickness measured betweenmodule contacts 20 falls in the range specified for the mating connector. In some other embodiments,flex circuit 12 may be wrapped aboutperimeter edge 16B or bothperimeter edges substrate 14. In other instances, multiple flex circuits may be employed or a single flex circuit may connect one or both sets ofcontacts 20 to the resident ICs. -
FIG. 6 depicts a cross-sectional view of amodule 10 devised in accordance with an alternate preferred embodiment of the present invention with the view taken along a line through two AMBs and selectedICs 18 from ICR1. Themodule 10 depicted inFIG. 6 differs from that shown in earlier embodiments in that rather than asingle flex circuit 12, the depictedexemplar module 10 employs twoflex circuits substrate 14 whileflex circuit 12B is employed on lateral side S2 ofsubstrate 14. -
FIG. 7 depicts the area nearend 16A ofsubstrate 14 in the embodiment shown inFIG. 6 that employs two flex circuits identified as 12A and 12B to implement a module in accordance with an alternate preferred embodiment of the present invention. Each offlex circuits ICs 18 on one or both of their respective sides 8 and 9 and each offlex circuits buffer circuit 19 such as, for example, an advanced buffer circuit or AMB to implement, along with the resident CSPs, multiple FB-DIMM circuits mounted on asingle module 10. The area on side 9 of each offlex circuits buffer circuit 19 disposed along side 8 offlex circuits conformal material 31 to provide support along the length ofmodule 10 where structure is not provided by the bodies of circuits such asICs 18 or buffers 19. -
FIG. 8 depicts a cross-sectional view of amodule 10 devised with asubstrate 14 that has cutaway areas into whichICs 18 are disposed to reduce the profile ofmodule 10. CorrespondingICs 18 from each of fields F1 and F2 pass throughwindows 250 insubstrate 14 as shown in later Figs. in further detail and theinner ICs 18 are preferably attached to each other'supper surfaces 18 T with a thermally conductive adhesive 30). While in this embodiment, the depicted ICs are attached to flexcircuit 12 in opposing pairs, fewer or greater numbers of ICs may be connected in other arrangements such as, for example, staggered or offset arrangements in which they may exhibit preferred thermal characteristics. In a preferred embodiment,ICs 18 will be CSPs and typically, memory CSPs. To simplify the drawing, discrete components such as resistors and capacitors typically found on embodiments ofmodule 10 are not shown. - In this embodiment,
flex circuit 12 hasmodule contacts 20 positioned in a manner devised to fit in a circuit board card edge connector or socket and connect to corresponding contacts in the connector (not shown). Whilemodule contacts 20 are shown protruding from the surface offlex circuit 12, other embodiments may have flush contacts or contacts below the surface level offlex 12.Substrate 14 supportsmodule contacts 20 from behindflex circuit 12 in a manner devised to provide the mechanical form required for insertion into a socket. In other embodiments, the thickness or shape ofsubstrate 14 in the vicinity ofperimeter edge 16A may differ from that in the vicinity ofperimeter edge 16B.Substrate 14 in the depicted embodiment is preferably made of a metal such as aluminum or copper, as non-limiting examples, or where thermal management is less of an issue, materials such as FR4 (flame retardant type 4) epoxy laminate, PTFE (poly-tetra-fluoro-ethylene) or plastic. In another embodiment, advantageous features from multiple technologies may be combined with use of FR4 having a layer of copper on both sides to provide asubstrate 14 devised from familiar materials which may provide heat conduction or a ground plane. -
FIG. 9 is an enlarged view of a portion of one preferred embodiment showinglower IC 18 1 andupper IC 18 2 andsubstrate 14 having cutaway areas into whichICs 18 are disposed. In this embodiment,conductive layer 66 offlex circuit 12 contains conductive traces connectingmodule contacts 20 toBGA contacts 63 onICs flex circuit 12 aroundedge flex circuit 12 may also be devised to achieve the necessary connection density given a particular minimum trace width associated with the flex circuit technology used. Someflex circuits 12 may have three or four or more conductive layers. Such layers may be beneficial to route signals in a FB-DIMM which may have fewer DIMM input/output signals than a registered DIMM, but may have more interconnect traces required among devices on the DIMM, such as, for example, the C/A copy A and C/A copy B (command/address) signals produced by an FB-DIMM AMB. - In this embodiment, there are three layers of
flex circuit 12 between the two depictedICs Conductive layers conductive layers conductive layer 64 andmodule contacts 20. In this preferred embodiment having a three-layer portion offlex circuit 12, the twoconductive layers flex circuit 12 may in some embodiments be rigid portions (rigid-flex). Construction of rigid-flex circuitry is known in the art. - With the construction of an embodiment such as that shown in
FIG. 9 , thermal energy will be urged to move between therespective ICs 18 1. Thus, the ICs become a thermal mass sharing the thermal load.Flex circuit 12 may be particularly devised to operate as a heat spreader or sink adding to the thermal conduction out ofICs -
FIG. 10 depicts one perspective of anexemplar module 10 devised in accordance with a preferred embodiment of the present invention. As those of skill will understand, the depiction ofFIG. 10 is simplified to show more clearly the principles of the invention but depictsfewer ICs 18 than would typically be presented in embodiments of the present invention. - The principles of the present invention may, however, be employed where only one
IC 18 is resident on a side of aflex circuit 12 or where multiple ranks or pluralities of ICS are resident on a side offlex circuit 12, or, as will be later shown, wheremultiple ICs 18 are disposed one atop the other to give asingle module 10 materially greater. -
FIG. 10 depicts a cross sectional view of an exemplar module showing a reduced number ofICs 18 to allow a clearer exposition of the principles of the present invention as illustrated by this depicted embodiment. The module shown inFIG. 10 is formed with an exemplar flex circuit such as that depicted inFIGS. 2 and 3 . The second side 9 offlex circuit 12 shown inFIG. 3 is folded aboutsubstrate 14 shown inFIG. 10 to placeICs 18 into thewindows 250 arrayed alongsubstrate 14. This results in ICs of ranks ICR1 and ICR2 being disposed back to back withinwindows 250. Preferably, a thermally conductive adhesive or glue is used on the upper sides ofICs 18 to encourage thermal energy flow as well as provide some mechanical advantages. Those of skill will recognize that in this embodiment, whereFIG. 10 depicts the first or, in this case, the outer side of the flex circuit once combined withsubstrate 14, the flex circuit itself will have staggered mounting arrays 11A on side 8 offlex circuit 12 relative to side 9 offlex circuit 12. This is merely one relative arrangement betweenICs 18 on respective sides ofsubstrate 14. - As shown in
FIG. 10 ,ICs 18 which are on second side 9 (which in this depiction is the inner side with respect to the module 10) ofpopulated flex circuit 12 are disposed inwindows 250 so that theupper surfaces 18 T ofICs 18 of row ICR1 of F1 are in close proximity with theupper surfaces 18 t ofICs 18 of rank ICR1 of F2. Thus, a first group of ICs (CSPs in the depiction) may be considered to be comprised of the ICs of ICR1 from both fields F1 and F2 while a second group of ICs may be considered to be comprised of the ICs of ICR2 from both fields F1 and F2. TheICs 18 that are populated along side 9 offlex circuit 12 are positioned in the cutaway areas of the first and second lateral sides, respectively, ofsubstrate 14. In this case, the cutaway areas on each lateral side ofsubstrate 14 are in spatial coincidence to createwindows 250. Those of skill will recognize that the depiction is not to scale but representative of the interrelationships between the elements and the arrangement results in a profile “PP” formodule 10 that is significantly smaller than it would have been withoutfitting ICs 18 along inner side 9 offlex circuit 12 intowindows 250. Profile P in this case is approximately the sum of the distances between the upper and lower surfaces ofIC 18 plus 4× the diameter of theBGA contacts 63 plus 2× the thickness offlex circuit 12 in addition to anyadhesive layers 30 employed to adhere oneIC 18 to another. This profile dimension will vary depending upon whetherBGA contacts 63 are disposed below the surface offlex circuit 12 to reach an appropriate conductive laver or contacts which typically are a part offlex circuit 12. -
FIG. 11 is another depiction of the relationship between flex circuitry and asubstrate 14 which has been patterned or windowed with cutaway areas. The view ofFIG. 11 is taken along a line that would intersect the bodies ofICs 18. InFIG. 11 , twoflex circuits ICs 18 along the inner side 9 offlex circuit 12A are staggered relative to those that are along inner side 9 offlex circuit 12B whenmodule 10 is assembled andflex circuits substrate 14. This staggering may result in some construction benefits providing a mechanical “step” forICs 18 as they are fitted intosubstrate 14 and may further provide some thermal advantages increasing the contact area betweensubstrate 14 and the plurality ofICs 18. Those of skill will recognize thatflex circuits single flex circuit 12 may be populated one or both sides offlex circuit 12 and may have populated one or both fields or ranks within fields on one or both sides with CSPs or other circuits. -
FIG. 12 depicts a cross sectional view ofexemplar substrate 14 employed inFIG. 11 before being, combined withpopulated flex circuits windows 250 ofsubstrate 14. As depicted inFIG. 12 , a number of cutaway areas or pockets are delineated with dotted lines and identified with references 250B3 and 250B4, respectively. Those areas identified as 250B3 correspond, in this example, to the pockets, sites, or cutaway areas on one side ofsubstrate 14 into whichICs 18 fromflex circuit 12A will be disposed whensubstrate 14 andflex circuit 12A are combined. Those pocket, sites, or cutaway areas identified as references 250B4 correspond to the sites into whichICs 18 fromflex circuit 12B will be disposed. - For purposes herein, the term window may refer to an opening all the way through
substrate 14 across span “S” which corresponds to the width or height dimension of packagedIC 18 or, it may also refer to that opening where cutaway areas on each of the two sides ofsubstrate 14 overlap. - Where cutaway areas 250B3 and 250B4 overlap, there are, as depicted, windows all the way through
substrate 14. In some embodiments, cutaway areas 250B3 and 2501B4 may not overlap or in other embodiments, there may be pockets or cutaway areas only on one side ofsubstrate 14. Those of skill will recognize that cutaway areas such as those identified with references 250B3 and 250B4 may be formed in a variety of ways depending on the material ofsubstrate 14 and need not literally be “cut” away but may be formed by a variety of molding, milling and cutting processes as is understood by those in the field. -
FIG. 13 depicts another embodiment of the invention havingadditional ICs 18. In this embodiment, four flex level transitions 26 connect to four mountingportions 28 offlex circuits portion 28 hasICs 18 on both sides.Flex circuitry 12 may also be provided in this configuration by, for example, having a split flex with layers interconnected with vias. As those of skill will recognize, the possibilities for large capacity iterations ofmodule 10 are magnified by such strategies and the same principles may be employed where theICs 18 on one side ofsubstrate 14 are staggered relative to thoseICs 18 on the other side ofsubstrate 14 or, substrates such as those shown inFIG. 4 that have no cutaway areas may be employed. - Four flex circuits are employed in
module 10 as depicted inFIG. 13 and, although those embodiments that wrapflex circuit 12 aboutend 16A ofsubstrate 14 present manufacturing efficiencies, in some environments having flex circuitry separate from each other may be desirable. - In a typical FB-DIMM system employing multiple FB-DIMM circuits, the respective AMB's from one FB-DIMM circuit to another FB-DIMM circuit are separated by what can be conceived of as three impedance discontinuities as represented in the system depicted in
FIG. 14 as D1, D2, and D3.FIG. 14 includes twomodules 10 and includes a representation of the connection between the two modules. Discontinuity D1 represents the impedance discontinuity effectuated by the connector-socket combination associated with thefirst module 10F. Discontinuity D2 represents the impedance perturbation effectuated by the connection between the connector-socket offirst module 10F and the connector-socket ofsecond module 10S while discontinuity D3 represents the discontinuity effectuated by the connector-socket combination associated with thesecond module 10S. The AMB is the new buffer technology particularly for server memory and typically includes a number of features including pass-through logic for reading and writing data and commands and internal serialization capability, a data bus interface, a deserialing and decode logic capability and clocking functions. The functioning of an AMB is the principal distinguishing hard feature of a FB-DIMM module. Those of skill will understand how to implement the connections betweenICs 18 andAMB 19 in FB-DIMM circuits implemented by embodiments of the present invention and will recognize that the present invention provides advantages in capacity as well as reduced impedance discontinuity that can hinder larger implementations of FB-DIMM systems. Further, those of skill will recognize that various principles of the present invention can be employed to multiple FB-DIMM circuits on a single substrate or module. - In contrast to the system represented by
FIG. 14 ,FIG. 15 is a schematic representation of the single impedance perturbation DX effectuated by the connection between afirst AMB 19 of a first FB-DIMM “FB1” of afirst module 10F and asecond AMP 19 of a second FB-DIMM “FB2” of the samefirst module 10F. -
FIG. 16 depicts another embodiment of the present invention in which amodule 10 is devised using stacks to create amodule 10 presenting two FB-DIMM circuits. Those of skill will appreciate that using stacks such as depictedstacks 40 owned by Staktek Group L.P. allows creating modules that have multiple FB-DIMM circuits on a single module.Stacks 40 are just one of several stack designs that may be employed with the present invention.Stacks 40 are devised withmandrels 42 and stackflex circuits 44 as described in U.S. patent application Ser. No. 10/453,395, filed Jun. 6, 2003 which is owned by Staktek Group L.P. and which is hereby incorporated by reference and stacks 40 andAMP 19 are mounted onflex circuit 12 which is disposed aboutsubstrate 14. -
FIG. 17 depicts use of stacks in an embodiment of the present invention that exhibits a low profile with use of stacks. Such an embodiment presents at least two FB-DIMM circuits at itscontacts 20. -
FIG. 18 illustrates a low profile embodiment of the present invention. The depictedmodule 10 has at least two AMBs and associated circuitry such asICs 18 which in the preferred mode and as illustrated are CSPs and needed support circuitry to create at least two FB-DIMM circuits or instantiations on a single module with a low profile. It should be understood that the second AMB in addition to the one literally shown can be disposed on either side ofmodule 10 but preferably will be disposed closer to lateral side S2 ofsubstrate 14 than is the depictedAMB 19 but likeAMB 19 will be disposed on side 8 offlex circuit 12. In this embodiment,contacts 20 are along side 8 offlex circuit 12 and proximal to edge E offlex circuit 12. The principal circuits that constitute the first FB-DIMM circuitry or instantiation (i.e., the CSPs and AMB) may be disposed in single rank file as shown. They may be allocated to first and second mounting fields of the first and second sides offlex circuit 12 as earlier described with reference to earlier Figs. Those of skill will recognize thatcontacts 20 may appear on one or both sides ofmodule 10 depending on the mechanical contact interface particulars of the application. - The present invention may be employed to advantage in a variety of applications and environment such as, for example, in computers such as servers and notebook computers by being placed in motherboard expansion slots to provide enhanced memory capacity while utilizing fewer sockets. The two high rank embodiments or the single rank high embodiments may both be employed to such advantage as those of skill will recognize after appreciating this specification.
- One advantageous methodology for efficiently assembling a
circuit module 10 such as described and depicted herein is as follows. In a preferred method of assembling apreferred module assembly 10,flex circuit 12 is placed flat and both sides populated according to circuit board assembly techniques known in the art.Flex circuit 12 is then folded aboutend 16A ofsubstrate 14.Flex 12 may be laminated or otherwise attached tosubstrate 14. - Although the present invention has been described in detail, it will be apparent to those skilled in the alt that many embodiments taking a variety of specific forms and reflecting changes, substitutions and alterations can be made without departing from the spirit and scope of the invention. Therefore. the described embodiments illustrate but do not restrict the scope of the claims.
Claims (34)
1. A circuit module comprising:
a first side and a second side, between which is disposed a substrate having a first perimeter edge and a second perimeter edge;
a plurality of module contacts comprising
a first row of contacts disposed along the first side of the circuit module proximal to the first perimeter edge of the substrate and
a second row of contacts disposed along the second side of the circuit module proximal to the first perimeter edge of the substrate;
a first FB-DIMM circuit comprising a first memory device and a first AMB, the first FB-DIMM circuit connected by first conductive traces to first selected ones of the plurality of module contacts; and
a second FB-DIMM circuit comprising a second memory device and a second AMB the second FB-DIMM circuit connected by second conductive traces to second selected ones of the plurality of module contacts.
2. The circuit module of claim 1 in which the first FB-DIMM circuit is disposed on the first side of the circuit module and the second FB-DIMM circuit is disposed on the second side of the circuit module
3. The circuit module of claim 1 in which the first FB-DIMM circuit is disposed proximal to the second perimeter edge of the substrate and the second FB-DIMM circuit is disposed proximal to the first perimeter edge of the substrate.
4. The circuit module of claim 1 in which the first memory device and the second memory device each comprises plural memory ICs.
5. The circuit module of claim 4 in which the plural memory ICs of the first memory device are arranged in a first field and the plural memory ICs of the second memory device are arranged in a second field.
6. The circuit module of claim 4 in which the plural memory ICs of the first memory device and the first AMB are disposed in a first FB-DIIMM row, and the plural memory ICs of the second memory device and the second AMB are disposed in a second FB-DIMM row.
7. The circuit module of claim 6 in which the first FB-DIMM row is disposed on the first side of the circuit module and the second FB-DIMM row is disposed on the second side of the circuit module.
8. The circuit module of claim 4 in which selected ones of the plural memory ICs of the first memory device are disposed on the first side of the circuit module and the first AMB is disposed on the second side of the circuit module.
9. The circuit module of claim 8 in which selected ones of the plural memory ICs of the second memory device are disposed on the second side of the circuit module and the second AMB is disposed on the first side of the circuit module.
10. The circuit nodule of claim 4 in which the plural memory ICs are deployed in stacks.
11. The circuit module of claim 10 in which the plural memory ICs are CSPs.
12. The circuit module of claim 11 in which each stack of CSPs comprises a mandrel.
13. The circuit module of claim 4 in which first selected ones of the plural memory ICs are disposed on the first side of the circuit module and second selected ones of the plural memory ICs are disposed on the second side of the circuit module, with each of the first selected ones of the plural memory ICs directly opposed to a respective one of the second selected ones of the plural memory ICs disposed on the opposite side of the substrate.
14. The circuit module of claim 4 in which first selected ones of the plural memory ICs are disposed on the first side of the circuit module and second selected ones of the plural memory ICs are disposed on the second side of the circuit module, with the first selected ones of the plural memory ICs offset from the second selected ones of the plural memory ICs disposed on the opposite side of the substrate.
15. A memory module comprising plural FB-DIMM circuits.
16. The memory module of claim 15 in which each of the plural FB-DIMM circuits comprises plural memory CSPs.
17. The memory module of claim 16 in which selected ones of the plural memory CSPs are stacked.
18. The memory module of claim 17 in which selected ones of the stacked plural memory CSPs comprise a mandrel.
19. The memory module of claim 15 in which the first AMB is separated from the second AMB by a single impedance perturbation.
20. A memory module comprising:
a support structure having first and second lateral sides and an edge;
a plurality of module contacts disposed adjacent to the edge of the support structure and supported by the first lateral side of the support structure;
a first FB-DIMM instantiation comprising a first memory device and a first AMB; and a second FB-DIMM instantiation comprising a second memory device and a second AMB.
21. The memory module of claim 20 in which the first memory device and the second memory device each comprises plural memory ICs.
22. The memory module of claim 21 in which the plural memory ICs of the first memory device and the first AMB are disposed in a first row, and the plural memory ICs of the second memory device and the second AMB are disposed in a second row.
23. The memory module of claim 22 in which the first row is disposed along the first side of the support structure and the second row is disposed along the second side of the support structure.
24. The memory module of claim 21 in which selected ones of the plural memory ICs of the first memory device are disposed along the first side of the support structure and the first AMB is disposed along the second side of the support structure.
25. The memory module of claim 24 in which selected ones of the plural memory ICs of the second memory device are disposed along the second side of the support structure and the second AMB is disposed along the first side of the support structure.
26. The memory module of claim 21 in which the first memory device and the second memory device each comprises stacks of memory ICs.
27. The memory module of claim 26 in which the memory ICs are CSPs.
28. The memory module of claim 27 in which each stack of CSPs comprises a mandrel.
29. A circuit module comprising plural FD-DIMM instantiations.
30. The memory module of claim 29 in which each of the plural FB-DIMM instantiations comprises plural memory CSPs.
31. The memory module of claim 30 in which selected ones of the plural memory CSPs are stacked.
32. The memory module of claim 31 in which selected ones of the stacked plural memory CSPs comprise a mandrel.
33. The memory module of claim 29 in which the first AMB is separated from the second AMB by a single impedance perturbation.
34. A computer comprising:
a motherboard having a socket and
a circuit module connected to the socket, the circuit module comprising plural FB-DIMM instantiations.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/564,199 US20070111606A1 (en) | 2004-09-03 | 2006-11-28 | Buffered Thin Module System and Method |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/934,027 US20060050492A1 (en) | 2004-09-03 | 2004-09-03 | Thin module system and method |
US11/007,551 US7511968B2 (en) | 2004-09-03 | 2004-12-08 | Buffered thin module system and method |
US11/564,199 US20070111606A1 (en) | 2004-09-03 | 2006-11-28 | Buffered Thin Module System and Method |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/007,551 Continuation US7511968B2 (en) | 2004-09-03 | 2004-12-08 | Buffered thin module system and method |
Publications (1)
Publication Number | Publication Date |
---|---|
US20070111606A1 true US20070111606A1 (en) | 2007-05-17 |
Family
ID=35995992
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/007,551 Active 2025-07-27 US7511968B2 (en) | 2004-09-03 | 2004-12-08 | Buffered thin module system and method |
US11/173,450 Abandoned US20060049512A1 (en) | 2004-09-03 | 2005-07-01 | Thin module system and method with skew reduction |
US11/564,199 Abandoned US20070111606A1 (en) | 2004-09-03 | 2006-11-28 | Buffered Thin Module System and Method |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/007,551 Active 2025-07-27 US7511968B2 (en) | 2004-09-03 | 2004-12-08 | Buffered thin module system and method |
US11/173,450 Abandoned US20060049512A1 (en) | 2004-09-03 | 2005-07-01 | Thin module system and method with skew reduction |
Country Status (1)
Country | Link |
---|---|
US (3) | US7511968B2 (en) |
Cited By (33)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070030752A1 (en) * | 2005-08-02 | 2007-02-08 | Inphi Corporation | Programmable strength output buffer for RDIMM address register |
US20070212919A1 (en) * | 2006-03-08 | 2007-09-13 | Clayton James E | Thin multichip flex-module |
US7394149B2 (en) * | 2006-03-08 | 2008-07-01 | Microelectronics Assembly Technologies, Inc. | Thin multichip flex-module |
US7429788B2 (en) * | 2006-03-08 | 2008-09-30 | Microelectronics Assembly Technologies, Inc. | Thin multichip flex-module |
US7442050B1 (en) | 2005-08-29 | 2008-10-28 | Netlist, Inc. | Circuit card with flexible connection for memory module with heat spreader |
US20080316712A1 (en) * | 2004-04-09 | 2008-12-25 | Pauley Robert S | High density module having at least two substrates and at least one thermally conductive layer therebetween |
US7480152B2 (en) * | 2004-09-03 | 2009-01-20 | Entorian Technologies, Lp | Thin module system and method |
US20090046431A1 (en) * | 2004-09-03 | 2009-02-19 | Staktek Group L.P. | High Capacity Thin Module System |
US20090063787A1 (en) * | 2007-08-31 | 2009-03-05 | Gower Kevin C | Buffered Memory Module with Multiple Memory Device Data Interface Ports Supporting Double the Memory Capacity |
US20090063731A1 (en) * | 2007-09-05 | 2009-03-05 | Gower Kevin C | Method for Supporting Partial Cache Line Read and Write Operations to a Memory Module to Reduce Read and Write Data Traffic on a Memory Channel |
US20090063923A1 (en) * | 2007-08-31 | 2009-03-05 | Gower Kevin C | System and Method for Performing Error Correction at a Memory Device Level that is Transparent to a Memory Channel |
US20090063922A1 (en) * | 2007-08-31 | 2009-03-05 | Gower Kevin C | System for Performing Error Correction Operations in a Memory Hub Device of a Memory Module |
US20090063761A1 (en) * | 2007-08-31 | 2009-03-05 | Gower Kevin C | Buffered Memory Module Supporting Two Independent Memory Channels |
US20090063784A1 (en) * | 2007-08-31 | 2009-03-05 | Gower Kevin C | System for Enhancing the Memory Bandwidth Available Through a Memory Module |
US20090063730A1 (en) * | 2007-08-31 | 2009-03-05 | Gower Kevin C | System for Supporting Partial Cache Line Write Operations to a Memory Module to Reduce Write Data Traffic on a Memory Channel |
DE102007044200A1 (en) * | 2007-09-17 | 2009-03-19 | Qimonda Ag | Memory module has two advanced memory buffer chips electrically coupled over point-to-point connections and electrical connection between two advanced memory buffer chips and memory controller over one of advanced memory buffer chip |
US7511968B2 (en) * | 2004-09-03 | 2009-03-31 | Entorian Technologies, Lp | Buffered thin module system and method |
US20090089513A1 (en) * | 2007-09-28 | 2009-04-02 | Shiva Aditham | Addressing multi-core advanced memory buffers |
US7520781B2 (en) * | 2006-03-08 | 2009-04-21 | Microelectronics Assembly Technologies | Thin multichip flex-module |
US20090193201A1 (en) * | 2008-01-24 | 2009-07-30 | Brittain Mark A | System to Increase the Overall Bandwidth of a Memory Channel By Allowing the Memory Channel to Operate at a Frequency Independent from a Memory Device Frequency |
US20090193315A1 (en) * | 2008-01-24 | 2009-07-30 | Gower Kevin C | System for a Combined Error Correction Code and Cyclic Redundancy Check Code for a Memory Channel |
US20090193203A1 (en) * | 2008-01-24 | 2009-07-30 | Brittain Mark A | System to Reduce Latency by Running a Memory Channel Frequency Fully Asynchronous from a Memory Device Frequency |
US20090190427A1 (en) * | 2008-01-24 | 2009-07-30 | Brittain Mark A | System to Enable a Memory Hub Device to Manage Thermal Conditions at a Memory Device Level Transparent to a Memory Controller |
US20090193200A1 (en) * | 2008-01-24 | 2009-07-30 | Brittain Mark A | System to Support a Full Asynchronous Interface within a Memory Hub Device |
US20090193290A1 (en) * | 2008-01-24 | 2009-07-30 | Arimilli Ravi K | System and Method to Use Cache that is Embedded in a Memory Hub to Replace Failed Memory Cells in a Memory Subsystem |
US20090275185A1 (en) * | 2008-05-02 | 2009-11-05 | Kevin Shea | Methods of forming capacitors |
US20090275187A1 (en) * | 2008-05-02 | 2009-11-05 | Mark Kiehlbauch | Methods of forming capacitors |
US7839643B1 (en) | 2006-02-17 | 2010-11-23 | Netlist, Inc. | Heat spreader for memory modules |
US7861014B2 (en) | 2007-08-31 | 2010-12-28 | International Business Machines Corporation | System for supporting partial cache line read operations to a memory module to reduce read data traffic on a memory channel |
US20110004709A1 (en) * | 2007-09-05 | 2011-01-06 | Gower Kevin C | Method for Enhancing the Memory Bandwidth Available Through a Memory Module |
US7899983B2 (en) | 2007-08-31 | 2011-03-01 | International Business Machines Corporation | Buffered memory module supporting double the memory device data width in the same physical space as a conventional memory module |
US7930469B2 (en) | 2008-01-24 | 2011-04-19 | International Business Machines Corporation | System to provide memory system power reduction without reducing overall memory system performance |
US8018723B1 (en) | 2008-04-30 | 2011-09-13 | Netlist, Inc. | Heat dissipation for electronic modules |
Families Citing this family (47)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7760513B2 (en) * | 2004-09-03 | 2010-07-20 | Entorian Technologies Lp | Modified core for circuit module system and method |
US7423885B2 (en) * | 2004-09-03 | 2008-09-09 | Entorian Technologies, Lp | Die module system |
US20060049513A1 (en) * | 2004-09-03 | 2006-03-09 | Staktek Group L.P. | Thin module system and method with thermal management |
US7579687B2 (en) * | 2004-09-03 | 2009-08-25 | Entorian Technologies, Lp | Circuit module turbulence enhancement systems and methods |
US7606050B2 (en) * | 2004-09-03 | 2009-10-20 | Entorian Technologies, Lp | Compact module system and method |
US7289327B2 (en) * | 2006-02-27 | 2007-10-30 | Stakick Group L.P. | Active cooling methods and apparatus for modules |
US7616452B2 (en) * | 2004-09-03 | 2009-11-10 | Entorian Technologies, Lp | Flex circuit constructions for high capacity circuit module systems and methods |
US7606049B2 (en) * | 2004-09-03 | 2009-10-20 | Entorian Technologies, Lp | Module thermal management system and method |
US7468893B2 (en) * | 2004-09-03 | 2008-12-23 | Entorian Technologies, Lp | Thin module system and method |
US7446410B2 (en) * | 2004-09-03 | 2008-11-04 | Entorian Technologies, Lp | Circuit module with thermal casing systems |
US7324352B2 (en) * | 2004-09-03 | 2008-01-29 | Staktek Group L.P. | High capacity thin module system and method |
US7606040B2 (en) * | 2004-09-03 | 2009-10-20 | Entorian Technologies, Lp | Memory module system and method |
US20060053345A1 (en) * | 2004-09-03 | 2006-03-09 | Staktek Group L.P. | Thin module system and method |
US20060261449A1 (en) * | 2005-05-18 | 2006-11-23 | Staktek Group L.P. | Memory module system and method |
US7638866B1 (en) * | 2005-06-01 | 2009-12-29 | Rockwell Collins, Inc. | Stacked packaging designs offering inherent anti-tamper protection |
US20070070607A1 (en) * | 2005-09-23 | 2007-03-29 | Staktek Group, L.P. | Applied heat spreader with cooling fin |
US20080225476A1 (en) * | 2006-01-11 | 2008-09-18 | Chris Karabatsos | Tab wrap foldable electronic assembly module and method of manufacture |
WO2007086481A1 (en) * | 2006-01-25 | 2007-08-02 | Nec Corporation | Electronic device package, module and electronic device |
US7511969B2 (en) * | 2006-02-02 | 2009-03-31 | Entorian Technologies, Lp | Composite core circuit module system and method |
US20070195505A1 (en) * | 2006-02-21 | 2007-08-23 | Dominique Savignac | Memory module device |
US7787254B2 (en) * | 2006-03-08 | 2010-08-31 | Microelectronics Assembly Technologies, Inc. | Thin multichip flex-module |
US20070211711A1 (en) * | 2006-03-08 | 2007-09-13 | Clayton James E | Thin multichip flex-module |
US20070274059A1 (en) * | 2006-05-25 | 2007-11-29 | Chennupati Raghuram Siva | Apparatus and method for shielding of electromagnetic interference of a memory module |
US20080002447A1 (en) * | 2006-06-29 | 2008-01-03 | Smart Modular Technologies, Inc. | Memory supermodule utilizing point to point serial data links |
DE102006051514B4 (en) * | 2006-10-31 | 2010-01-21 | Qimonda Ag | Memory module and method for operating a memory module |
US7834464B2 (en) | 2007-10-09 | 2010-11-16 | Infineon Technologies Ag | Semiconductor chip package, semiconductor chip assembly, and method for fabricating a device |
US20090166065A1 (en) * | 2008-01-02 | 2009-07-02 | Clayton James E | Thin multi-chip flex module |
US8344491B2 (en) * | 2008-12-31 | 2013-01-01 | Micron Technology, Inc. | Multi-die building block for stacked-die package |
US8334704B2 (en) * | 2009-02-20 | 2012-12-18 | Apple Inc. | Systems and methods for providing a system-on-a-substrate |
JP2011035345A (en) * | 2009-08-06 | 2011-02-17 | Fujitsu Ltd | Semiconductor device module, electronic circuit unit, electronic device, and method of manufacturing semiconductor device module |
KR101796116B1 (en) | 2010-10-20 | 2017-11-10 | 삼성전자 주식회사 | Semiconductor device, memory module and memory system having the same and operating method thereof |
KR102046988B1 (en) * | 2012-05-25 | 2019-11-20 | 삼성전자 주식회사 | Printed Circuit Board(PCB) having low insertion-force, manufacturing method thereof and system comprising the same |
US8899994B2 (en) | 2012-10-17 | 2014-12-02 | Microelectronics Assembly Technologies, Inc. | Compression connector system |
US8902606B2 (en) | 2012-10-17 | 2014-12-02 | Microelectronics Assembly Technologies | Electronic interconnect system |
US8817458B2 (en) | 2012-10-17 | 2014-08-26 | Microelectronics Assembly Technologies, Inc. | Flexible circuit board and connection system |
US8837141B2 (en) | 2012-10-17 | 2014-09-16 | Microelectronics Assembly Technologies | Electronic module with heat spreading enclosure |
US9338895B2 (en) * | 2012-10-17 | 2016-05-10 | Microelectronics Assembly Technologies | Method for making an electrical circuit |
US8834182B2 (en) | 2012-10-17 | 2014-09-16 | Microelectronics Assembly Technologies | Pierced flexible circuit and compression joint |
US20180059744A1 (en) * | 2016-08-24 | 2018-03-01 | Intel Corporation | Liquid cooling interface for field replaceable electronic component |
DE102016115665B3 (en) * | 2016-08-24 | 2018-01-18 | Harting Electric Gmbh & Co. Kg | Connectors |
US10679722B2 (en) | 2016-08-26 | 2020-06-09 | Sandisk Technologies Llc | Storage system with several integrated components and method for use therewith |
US10217721B2 (en) | 2017-05-05 | 2019-02-26 | Apple Inc. | Dual-sided memory module with channels aligned in opposition |
USD868069S1 (en) * | 2017-06-29 | 2019-11-26 | V-Color Technology Inc. | Memory device |
USD842304S1 (en) * | 2017-12-21 | 2019-03-05 | Corsair Memory, Inc. | Memory module |
US10952327B2 (en) * | 2018-04-27 | 2021-03-16 | Samsung Electronics Co., Ltd. | Semiconductor module |
USD897345S1 (en) * | 2018-12-07 | 2020-09-29 | Sung-Yu Chen | Double-data-rate SDRAM card |
USD954061S1 (en) * | 2018-12-07 | 2022-06-07 | Sung-Yu Chen | Double-data-rate SDRAM card |
Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5285398A (en) * | 1992-05-15 | 1994-02-08 | Mobila Technology Inc. | Flexible wearable computer |
US5362656A (en) * | 1992-12-02 | 1994-11-08 | Intel Corporation | Method of making an electronic assembly having a flexible circuit wrapped around a substrate |
US5513135A (en) * | 1994-12-02 | 1996-04-30 | International Business Machines Corporation | Synchronous memory packaged in single/dual in-line memory module and method of fabrication |
US5688606A (en) * | 1995-04-26 | 1997-11-18 | Olin Corporation | Anodized aluminum substrate having increased breakdown voltage |
US6025992A (en) * | 1999-02-11 | 2000-02-15 | International Business Machines Corp. | Integrated heat exchanger for memory module |
US6232659B1 (en) * | 1992-09-16 | 2001-05-15 | James E. Clayton | Thin multichip module |
US20020034068A1 (en) * | 1999-01-14 | 2002-03-21 | Rick Weber | Stacked printed circuit board memory module and method of augmenting memory therein |
US20020196612A1 (en) * | 2001-05-25 | 2002-12-26 | Martin Gall | Arrangement of memory chip housings on a DIMM circuit board |
US20030116835A1 (en) * | 1999-02-26 | 2003-06-26 | Hitachi, Ltd. | Memory-module and a method of manufacturing the same |
US20040105292A1 (en) * | 2002-08-23 | 2004-06-03 | Elpida Memory, Inc. | Memory system and data transmission method |
US20040236877A1 (en) * | 1997-12-17 | 2004-11-25 | Lee A. Burton | Switch/network adapter port incorporating shared memory resources selectively accessible by a direct execution logic element and one or more dense logic devices in a fully buffered dual in-line memory module format (FB-DIMM) |
US6873534B2 (en) * | 2002-03-07 | 2005-03-29 | Netlist, Inc. | Arrangement of integrated circuits in a memory module |
Family Cites Families (175)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3372310A (en) | 1965-04-30 | 1968-03-05 | Radiation Inc | Universal modular packages for integrated circuits |
US3436604A (en) | 1966-04-25 | 1969-04-01 | Texas Instruments Inc | Complex integrated circuit array and method for fabricating same |
US3654394A (en) | 1969-07-08 | 1972-04-04 | Gordon Eng Co | Field effect transistor switch, particularly for multiplexing |
US3772776A (en) | 1969-12-03 | 1973-11-20 | Thomas & Betts Corp | Method of interconnecting memory plane boards |
US3582865A (en) | 1969-12-16 | 1971-06-01 | Ibm | Microcircuit module and connector |
US3704455A (en) | 1971-02-01 | 1972-11-28 | Alfred D Scarbrough | 3d-coaxial memory construction and method of making |
US3727064A (en) | 1971-03-17 | 1973-04-10 | Monsanto Co | Opto-isolator devices and method for the fabrication thereof |
US3746934A (en) | 1971-05-06 | 1973-07-17 | Siemens Ag | Stack arrangement of semiconductor chips |
US3766439A (en) | 1972-01-12 | 1973-10-16 | Gen Electric | Electronic module using flexible printed circuit board with heat sink means |
US3718842A (en) | 1972-04-21 | 1973-02-27 | Texas Instruments Inc | Liquid crystal display mounting structure |
NL7610306A (en) | 1976-09-16 | 1978-03-20 | Du Pont | CONTACT DEVICE FOR AN INTEGRATED CIRCUIT. |
US4342069A (en) | 1979-07-02 | 1982-07-27 | Mostek Corporation | Integrated circuit package |
US4288841A (en) | 1979-09-20 | 1981-09-08 | Bell Telephone Laboratories, Incorporated | Double cavity semiconductor chip carrier |
US4429349A (en) | 1980-09-30 | 1984-01-31 | Burroughs Corporation | Coil connector |
US4437235A (en) | 1980-12-29 | 1984-03-20 | Honeywell Information Systems Inc. | Integrated circuit package |
US4513368A (en) | 1981-05-22 | 1985-04-23 | Data General Corporation | Digital data processing system having object-based logical memory addressing and self-structuring modular memory |
JPS58159360A (en) | 1982-03-17 | 1983-09-21 | Fujitsu Ltd | Semiconductor device |
FR2538989B1 (en) | 1982-12-30 | 1985-10-04 | Thomson Csf | ASSEMBLY STRUCTURE FOR COMPLEX ELECTRONIC CIRCUITS, AND METHOD FOR IMPROVING THE RELIABILITY OF SUCH AN ASSEMBLY |
US4567543A (en) | 1983-02-15 | 1986-01-28 | Motorola, Inc. | Double-sided flexible electronic circuit module |
US4656605A (en) | 1983-09-02 | 1987-04-07 | Wang Laboratories, Inc. | Single in-line memory module |
US4727513A (en) | 1983-09-02 | 1988-02-23 | Wang Laboratories, Inc. | Signal in-line memory module |
JPS6055458A (en) | 1983-09-05 | 1985-03-30 | Matsushita Electric Ind Co Ltd | Cmos transistor circuit |
US4672421A (en) | 1984-04-02 | 1987-06-09 | Motorola, Inc. | Semiconductor packaging and method |
US4587596A (en) | 1984-04-09 | 1986-05-06 | Amp Incorporated | High density mother/daughter circuit board connector |
DE3586893D1 (en) | 1984-12-28 | 1993-01-21 | Micro Co Ltd | STACKING METHOD FOR PRINTED CIRCUITS. |
DE3524978A1 (en) | 1985-07-12 | 1987-01-22 | Wacker Chemitronic | METHOD FOR DOUBLE-SIDED REMOVAL MACHINING OF DISK-SHAPED WORKPIECES, IN PARTICULAR SEMICONDUCTOR DISCS |
US5014161A (en) | 1985-07-22 | 1991-05-07 | Digital Equipment Corporation | System for detachably mounting semiconductors on conductor substrate |
DE3675321D1 (en) | 1985-08-16 | 1990-12-06 | Dai Ichi Seiko Co Ltd | SEMICONDUCTOR ARRANGEMENT WITH PACK OF PIN PLUG TYPE. |
US4724611A (en) | 1985-08-23 | 1988-02-16 | Nec Corporation | Method for producing semiconductor module |
US4696525A (en) | 1985-12-13 | 1987-09-29 | Amp Incorporated | Socket for stacking integrated circuit packages |
US4850892A (en) | 1985-12-16 | 1989-07-25 | Wang Laboratories, Inc. | Connecting apparatus for electrically connecting memory modules to a printed circuit board |
US4709300A (en) | 1986-05-05 | 1987-11-24 | Itt Gallium Arsenide Technology Center, A Division Of Itt Corporation | Jumper for a semiconductor assembly |
US4763188A (en) | 1986-08-08 | 1988-08-09 | Thomas Johnson | Packaging system for multiple semiconductor devices |
US4821007A (en) | 1987-02-06 | 1989-04-11 | Tektronix, Inc. | Strip line circuit component and method of manufacture |
US5159535A (en) | 1987-03-11 | 1992-10-27 | International Business Machines Corporation | Method and apparatus for mounting a flexible film semiconductor chip carrier on a circuitized substrate |
US4862249A (en) | 1987-04-17 | 1989-08-29 | Xoc Devices, Inc. | Packaging system for stacking integrated circuits |
KR970003915B1 (en) | 1987-06-24 | 1997-03-22 | 미다 가쓰시게 | Semiconductor device and the use memory module |
US4771366A (en) | 1987-07-06 | 1988-09-13 | International Business Machines Corporation | Ceramic card assembly having enhanced power distribution and cooling |
IT1214254B (en) | 1987-09-23 | 1990-01-10 | Sgs Microelettonica S P A | SEMICONDUCTOR DEVICE IN PLASTIC OR CERAMIC CONTAINER WITH "CHIPS" FIXED ON BOTH SIDES OF THE CENTRAL ISLAND OF THE "FRAME". |
US5016138A (en) | 1987-10-27 | 1991-05-14 | Woodman John K | Three dimensional integrated circuit package |
US4983533A (en) | 1987-10-28 | 1991-01-08 | Irvine Sensors Corporation | High-density electronic modules - process and product |
US5014115A (en) | 1987-11-16 | 1991-05-07 | Motorola, Inc. | Coplanar waveguide semiconductor package |
US4833568A (en) | 1988-01-29 | 1989-05-23 | Berhold G Mark | Three-dimensional circuit component assembly and method corresponding thereto |
JP2600753B2 (en) | 1988-02-03 | 1997-04-16 | 日本電気株式会社 | Input circuit |
JPH025375A (en) | 1988-06-24 | 1990-01-10 | Toshiba Corp | Actual fitting of electronic component |
US5025306A (en) | 1988-08-09 | 1991-06-18 | Texas Instruments Incorporated | Assembly of semiconductor chips |
US5138434A (en) | 1991-01-22 | 1992-08-11 | Micron Technology, Inc. | Packaging for semiconductor logic devices |
US4992850A (en) | 1989-02-15 | 1991-02-12 | Micron Technology, Inc. | Directly bonded simm module |
US4911643A (en) | 1988-10-11 | 1990-03-27 | Beta Phase, Inc. | High density and high signal integrity connector |
US4956694A (en) | 1988-11-04 | 1990-09-11 | Dense-Pac Microsystems, Inc. | Integrated circuit chip stacking |
WO1990006609A1 (en) | 1988-11-16 | 1990-06-14 | Motorola, Inc. | Flexible substrate electronic assembly |
US4992849A (en) | 1989-02-15 | 1991-02-12 | Micron Technology, Inc. | Directly bonded board multiple integrated circuit module |
US4953060A (en) | 1989-05-05 | 1990-08-28 | Ncr Corporation | Stackable integrated circuit chip package with improved heat removal |
US5104820A (en) | 1989-07-07 | 1992-04-14 | Irvine Sensors Corporation | Method of fabricating electronic circuitry unit containing stacked IC layers having lead rerouting |
US5119269A (en) | 1989-08-23 | 1992-06-02 | Seiko Epson Corporation | Semiconductor with a battery unit |
US5200362A (en) | 1989-09-06 | 1993-04-06 | Motorola, Inc. | Method of attaching conductive traces to an encapsulated semiconductor die using a removable transfer film |
US5191404A (en) | 1989-12-20 | 1993-03-02 | Digital Equipment Corporation | High density memory array packaging |
US5041015A (en) | 1990-03-30 | 1991-08-20 | Cal Flex, Inc. | Electrical jumper assembly |
US5109318A (en) | 1990-05-07 | 1992-04-28 | International Business Machines Corporation | Pluggable electronic circuit package assembly with snap together heat sink housing |
JP2602343B2 (en) | 1990-05-07 | 1997-04-23 | 三菱電機株式会社 | IC card |
US5053853A (en) | 1990-05-08 | 1991-10-01 | International Business Machines Corporation | Modular electronic packaging system |
US5261068A (en) | 1990-05-25 | 1993-11-09 | Dell Usa L.P. | Dual path memory retrieval system for an interleaved dynamic RAM memory unit |
US5241456A (en) | 1990-07-02 | 1993-08-31 | General Electric Company | Compact high density interconnect structure |
US5065277A (en) | 1990-07-13 | 1991-11-12 | Sun Microsystems, Inc. | Three dimensional packaging arrangement for computer systems and the like |
US5140405A (en) | 1990-08-30 | 1992-08-18 | Micron Technology, Inc. | Semiconductor assembly utilizing elastomeric single axis conductive interconnect |
US5117282A (en) | 1990-10-29 | 1992-05-26 | Harris Corporation | Stacked configuration for integrated circuit devices |
US5289062A (en) | 1991-03-18 | 1994-02-22 | Quality Semiconductor, Inc. | Fast transmission gate switch |
US5099393A (en) | 1991-03-25 | 1992-03-24 | International Business Machines Corporation | Electronic package for high density applications |
US5138430A (en) | 1991-06-06 | 1992-08-11 | International Business Machines Corporation | High performance versatile thermally enhanced IC chip mounting |
US5714802A (en) * | 1991-06-18 | 1998-02-03 | Micron Technology, Inc. | High-density electronic module |
US5252857A (en) | 1991-08-05 | 1993-10-12 | International Business Machines Corporation | Stacked DCA memory chips |
US5397916A (en) | 1991-12-10 | 1995-03-14 | Normington; Peter J. C. | Semiconductor device including stacked die |
US5281852A (en) | 1991-12-10 | 1994-01-25 | Normington Peter J C | Semiconductor device including stacked die |
US5219377A (en) | 1992-01-17 | 1993-06-15 | Texas Instruments Incorporated | High temperature co-fired ceramic integrated phased array package |
US5241454A (en) | 1992-01-22 | 1993-08-31 | International Business Machines Corporation | Mutlilayered flexible circuit package |
US5224023A (en) | 1992-02-10 | 1993-06-29 | Smith Gary W | Foldable electronic assembly module |
US5208729A (en) | 1992-02-14 | 1993-05-04 | International Business Machines Corporation | Multi-chip module |
US5268815A (en) | 1992-02-14 | 1993-12-07 | International Business Machines Corporation | High density, high performance memory circuit package |
US5222014A (en) | 1992-03-02 | 1993-06-22 | Motorola, Inc. | Three-dimensional multi-chip pad array carrier |
US5229916A (en) | 1992-03-04 | 1993-07-20 | International Business Machines Corporation | Chip edge interconnect overlay element |
US5259770A (en) | 1992-03-19 | 1993-11-09 | Amp Incorporated | Impedance controlled elastomeric connector |
US5438224A (en) | 1992-04-23 | 1995-08-01 | Motorola, Inc. | Integrated circuit package having a face-to-face IC chip arrangement |
US5214845A (en) | 1992-05-11 | 1993-06-01 | Micron Technology, Inc. | Method for producing high speed integrated circuits |
US5247423A (en) | 1992-05-26 | 1993-09-21 | Motorola, Inc. | Stacking three dimensional leadless multi-chip module and method for making the same |
US5729894A (en) * | 1992-07-21 | 1998-03-24 | Lsi Logic Corporation | Method of assembling ball bump grid array semiconductor packages |
US5229917A (en) | 1992-07-24 | 1993-07-20 | The United States Of America As Represented By The Secretary Of The Air Force | VLSI integration into a 3-D WSI dual composite module |
US5266912A (en) | 1992-08-19 | 1993-11-30 | Micron Technology, Inc. | Inherently impedance matched multiple integrated circuit module |
JPH0679990A (en) | 1992-09-04 | 1994-03-22 | Mitsubishi Electric Corp | Ic memory card |
US5313097A (en) | 1992-11-16 | 1994-05-17 | International Business Machines, Corp. | High density memory module |
US5309986A (en) | 1992-11-30 | 1994-05-10 | Satomi Itoh | Heat pipe |
US5347428A (en) | 1992-12-03 | 1994-09-13 | Irvine Sensors Corporation | Module comprising IC memory stack dedicated to and structurally combined with an IC microprocessor chip |
US6205654B1 (en) * | 1992-12-11 | 2001-03-27 | Staktek Group L.P. | Method of manufacturing a surface mount package |
US5428190A (en) | 1993-07-02 | 1995-06-27 | Sheldahl, Inc. | Rigid-flex board with anisotropic interconnect and method of manufacture |
US5413970A (en) * | 1993-10-08 | 1995-05-09 | Texas Instruments Incorporated | Process for manufacturing a semiconductor package having two rows of interdigitated leads |
US5386341A (en) | 1993-11-01 | 1995-01-31 | Motorola, Inc. | Flexible substrate folded in a U-shape with a rigidizer plate located in the notch of the U-shape |
US5523619A (en) | 1993-11-03 | 1996-06-04 | International Business Machines Corporation | High density memory structure |
US5477082A (en) | 1994-01-11 | 1995-12-19 | Exponential Technology, Inc. | Bi-planar multi-chip module |
US5502333A (en) | 1994-03-30 | 1996-03-26 | International Business Machines Corporation | Semiconductor stack structures and fabrication/sparing methods utilizing programmable spare circuit |
US5448511A (en) | 1994-06-01 | 1995-09-05 | Storage Technology Corporation | Memory stack with an integrated interconnect and mounting structure |
TW344043B (en) * | 1994-10-21 | 1998-11-01 | Hitachi Ltd | Liquid crystal display device with reduced frame portion surrounding display area |
US5491612A (en) | 1995-02-21 | 1996-02-13 | Fairchild Space And Defense Corporation | Three-dimensional modular assembly of integrated circuits |
US5612570A (en) * | 1995-04-13 | 1997-03-18 | Dense-Pac Microsystems, Inc. | Chip stack and method of making same |
JP2606177B2 (en) * | 1995-04-26 | 1997-04-30 | 日本電気株式会社 | Printed wiring board |
TW338180B (en) * | 1996-03-29 | 1998-08-11 | Mitsubishi Electric Corp | Semiconductor and its manufacturing method |
US5822856A (en) * | 1996-06-28 | 1998-10-20 | International Business Machines Corporation | Manufacturing circuit board assemblies having filled vias |
US6008538A (en) * | 1996-10-08 | 1999-12-28 | Micron Technology, Inc. | Method and apparatus providing redundancy for fabricating highly reliable memory modules |
US6336262B1 (en) * | 1996-10-31 | 2002-01-08 | International Business Machines Corporation | Process of forming a capacitor with multi-level interconnection technology |
US5754409A (en) * | 1996-11-06 | 1998-05-19 | Dynamem, Inc. | Foldable electronic assembly module |
JPH1117099A (en) * | 1996-11-12 | 1999-01-22 | T I F:Kk | Memory module |
JPH10173122A (en) * | 1996-12-06 | 1998-06-26 | Mitsubishi Electric Corp | Memory module |
US6225688B1 (en) * | 1997-12-11 | 2001-05-01 | Tessera, Inc. | Stacked microelectronic assembly and method therefor |
JP3455040B2 (en) * | 1996-12-16 | 2003-10-06 | 株式会社日立製作所 | Source clock synchronous memory system and memory unit |
JP3011233B2 (en) * | 1997-05-02 | 2000-02-21 | 日本電気株式会社 | Semiconductor package and its semiconductor mounting structure |
US6208521B1 (en) * | 1997-05-19 | 2001-03-27 | Nitto Denko Corporation | Film carrier and laminate type mounting structure using same |
US6014316A (en) * | 1997-06-13 | 2000-01-11 | Irvine Sensors Corporation | IC stack utilizing BGA contacts |
US6028352A (en) * | 1997-06-13 | 2000-02-22 | Irvine Sensors Corporation | IC stack utilizing secondary leadframes |
US6040624A (en) * | 1997-10-02 | 2000-03-21 | Motorola, Inc. | Semiconductor device package and method |
US5869353A (en) * | 1997-11-17 | 1999-02-09 | Dense-Pac Microsystems, Inc. | Modular panel stacking process |
US5963427A (en) * | 1997-12-11 | 1999-10-05 | Sun Microsystems, Inc. | Multi-chip module with flexible circuit board |
US6021048A (en) * | 1998-02-17 | 2000-02-01 | Smith; Gary W. | High speed memory module |
US6028365A (en) * | 1998-03-30 | 2000-02-22 | Micron Technology, Inc. | Integrated circuit package and method of fabrication |
US6172874B1 (en) * | 1998-04-06 | 2001-01-09 | Silicon Graphics, Inc. | System for stacking of integrated circuit packages |
US6357023B1 (en) * | 1998-04-08 | 2002-03-12 | Kingston Technology Co. | Connector assembly for testing memory modules from the solder-side of a PC motherboard with forced hot air |
US6180881B1 (en) * | 1998-05-05 | 2001-01-30 | Harlan Ruben Isaak | Chip stack and method of making same |
US6187652B1 (en) * | 1998-09-14 | 2001-02-13 | Fujitsu Limited | Method of fabrication of multiple-layer high density substrate |
US6347394B1 (en) * | 1998-11-04 | 2002-02-12 | Micron Technology, Inc. | Buffering circuit embedded in an integrated circuit device module used for buffering clocks and other input signals |
TW511723U (en) * | 1998-12-28 | 2002-11-21 | Foxconn Prec Components Co Ltd | Memory bus module |
US6683877B1 (en) * | 1999-02-16 | 2004-01-27 | Noetel Networks Limited | Carrying voice traffic over broad band networks |
US6222737B1 (en) * | 1999-04-23 | 2001-04-24 | Dense-Pac Microsystems, Inc. | Universal package and method of forming the same |
US6323060B1 (en) * | 1999-05-05 | 2001-11-27 | Dense-Pac Microsystems, Inc. | Stackable flex circuit IC package and method of making same |
US6351029B1 (en) * | 1999-05-05 | 2002-02-26 | Harlan R. Isaak | Stackable flex circuit chip package and method of making same |
US6370668B1 (en) * | 1999-07-23 | 2002-04-09 | Rambus Inc | High speed memory system capable of selectively operating in non-chip-kill and chip-kill modes |
US6528870B2 (en) * | 2000-01-28 | 2003-03-04 | Kabushiki Kaisha Toshiba | Semiconductor device having a plurality of stacked wiring boards |
US6444921B1 (en) * | 2000-02-03 | 2002-09-03 | Fujitsu Limited | Reduced stress and zero stress interposers for integrated-circuit chips, multichip substrates, and the like |
JP3855594B2 (en) * | 2000-04-25 | 2006-12-13 | セイコーエプソン株式会社 | Semiconductor device |
US6449159B1 (en) * | 2000-05-03 | 2002-09-10 | Rambus Inc. | Semiconductor module with imbedded heat spreader |
US7122889B2 (en) * | 2000-05-03 | 2006-10-17 | Rambus, Inc. | Semiconductor module |
JP3390412B2 (en) * | 2000-08-07 | 2003-03-24 | 株式会社キャットアイ | head lamp |
JP4397109B2 (en) * | 2000-08-14 | 2010-01-13 | 富士通株式会社 | Information processing apparatus and crossbar board unit / back panel assembly manufacturing method |
US6349050B1 (en) * | 2000-10-10 | 2002-02-19 | Rambus, Inc. | Methods and systems for reducing heat flux in memory systems |
JP2002151648A (en) * | 2000-11-07 | 2002-05-24 | Mitsubishi Electric Corp | Semiconductor module |
US6712226B1 (en) * | 2001-03-13 | 2004-03-30 | James E. Williams, Jr. | Wall or ceiling mountable brackets for storing and displaying board-based recreational equipment |
DE10131939B4 (en) * | 2001-07-02 | 2014-12-11 | Qimonda Ag | Electronic circuit board with a plurality of housing-type housing semiconductor memories |
US7053478B2 (en) * | 2001-10-26 | 2006-05-30 | Staktek Group L.P. | Pitch change and chip scale stacking system |
US6576992B1 (en) * | 2001-10-26 | 2003-06-10 | Staktek Group L.P. | Chip scale stacking system and method |
US7026708B2 (en) * | 2001-10-26 | 2006-04-11 | Staktek Group L.P. | Low profile chip scale stacking system and method |
US6956284B2 (en) * | 2001-10-26 | 2005-10-18 | Staktek Group L.P. | Integrated circuit stacking system and method |
US7371609B2 (en) * | 2001-10-26 | 2008-05-13 | Staktek Group L.P. | Stacked module systems and methods |
US20030234443A1 (en) * | 2001-10-26 | 2003-12-25 | Staktek Group, L.P. | Low profile stacking system and method |
US6842585B2 (en) * | 2002-04-18 | 2005-01-11 | Olympus Optical Co., Ltd. | Camera |
JP2004055009A (en) * | 2002-07-18 | 2004-02-19 | Renesas Technology Corp | Semiconductor memory module |
US6765288B2 (en) * | 2002-08-05 | 2004-07-20 | Tessera, Inc. | Microelectronic adaptors, assemblies and methods |
US7164197B2 (en) * | 2003-06-19 | 2007-01-16 | 3M Innovative Properties Company | Dielectric composite material |
US7542304B2 (en) * | 2003-09-15 | 2009-06-02 | Entorian Technologies, Lp | Memory expansion and integrated circuit stacking system and method |
US7533218B2 (en) * | 2003-11-17 | 2009-05-12 | Sun Microsystems, Inc. | Memory system topology |
US7079446B2 (en) * | 2004-05-21 | 2006-07-18 | Integrated Device Technology, Inc. | DRAM interface circuits having enhanced skew, slew rate and impedance control |
JP2005347353A (en) * | 2004-05-31 | 2005-12-15 | Sanyo Electric Co Ltd | Circuit device and its manufacturing method |
US20050289287A1 (en) * | 2004-06-11 | 2005-12-29 | Seung-Man Shin | Method and apparatus for interfacing between test system and embedded memory on test mode setting operation |
US7254663B2 (en) * | 2004-07-22 | 2007-08-07 | International Business Machines Corporation | Multi-node architecture with daisy chain communication link configurable to operate in unidirectional and bidirectional modes |
US7542297B2 (en) * | 2004-09-03 | 2009-06-02 | Entorian Technologies, Lp | Optimized mounting area circuit module system and method |
US7511968B2 (en) * | 2004-09-03 | 2009-03-31 | Entorian Technologies, Lp | Buffered thin module system and method |
US20060053345A1 (en) * | 2004-09-03 | 2006-03-09 | Staktek Group L.P. | Thin module system and method |
US20060050492A1 (en) * | 2004-09-03 | 2006-03-09 | Staktek Group, L.P. | Thin module system and method |
US20060048385A1 (en) * | 2004-09-03 | 2006-03-09 | Staktek Group L.P. | Minimized profile circuit module systems and methods |
US7468893B2 (en) * | 2004-09-03 | 2008-12-23 | Entorian Technologies, Lp | Thin module system and method |
US7443023B2 (en) * | 2004-09-03 | 2008-10-28 | Entorian Technologies, Lp | High capacity thin module system |
US7289327B2 (en) * | 2006-02-27 | 2007-10-30 | Stakick Group L.P. | Active cooling methods and apparatus for modules |
US7324352B2 (en) * | 2004-09-03 | 2008-01-29 | Staktek Group L.P. | High capacity thin module system and method |
US20060261449A1 (en) * | 2005-05-18 | 2006-11-23 | Staktek Group L.P. | Memory module system and method |
US7423885B2 (en) * | 2004-09-03 | 2008-09-09 | Entorian Technologies, Lp | Die module system |
US7522421B2 (en) * | 2004-09-03 | 2009-04-21 | Entorian Technologies, Lp | Split core circuit module |
US7616452B2 (en) * | 2004-09-03 | 2009-11-10 | Entorian Technologies, Lp | Flex circuit constructions for high capacity circuit module systems and methods |
US7603528B2 (en) * | 2004-10-08 | 2009-10-13 | International Business Machines Corporation | Memory device verification of multiple write operations |
US7334070B2 (en) * | 2004-10-29 | 2008-02-19 | International Business Machines Corporation | Multi-channel memory architecture for daisy chained arrangements of nodes with bridging between memory channels |
US7511969B2 (en) * | 2006-02-02 | 2009-03-31 | Entorian Technologies, Lp | Composite core circuit module system and method |
-
2004
- 2004-12-08 US US11/007,551 patent/US7511968B2/en active Active
-
2005
- 2005-07-01 US US11/173,450 patent/US20060049512A1/en not_active Abandoned
-
2006
- 2006-11-28 US US11/564,199 patent/US20070111606A1/en not_active Abandoned
Patent Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5285398A (en) * | 1992-05-15 | 1994-02-08 | Mobila Technology Inc. | Flexible wearable computer |
US6232659B1 (en) * | 1992-09-16 | 2001-05-15 | James E. Clayton | Thin multichip module |
US5362656A (en) * | 1992-12-02 | 1994-11-08 | Intel Corporation | Method of making an electronic assembly having a flexible circuit wrapped around a substrate |
US5513135A (en) * | 1994-12-02 | 1996-04-30 | International Business Machines Corporation | Synchronous memory packaged in single/dual in-line memory module and method of fabrication |
US5688606A (en) * | 1995-04-26 | 1997-11-18 | Olin Corporation | Anodized aluminum substrate having increased breakdown voltage |
US20040236877A1 (en) * | 1997-12-17 | 2004-11-25 | Lee A. Burton | Switch/network adapter port incorporating shared memory resources selectively accessible by a direct execution logic element and one or more dense logic devices in a fully buffered dual in-line memory module format (FB-DIMM) |
US20020034068A1 (en) * | 1999-01-14 | 2002-03-21 | Rick Weber | Stacked printed circuit board memory module and method of augmenting memory therein |
US6025992A (en) * | 1999-02-11 | 2000-02-15 | International Business Machines Corp. | Integrated heat exchanger for memory module |
US20030116835A1 (en) * | 1999-02-26 | 2003-06-26 | Hitachi, Ltd. | Memory-module and a method of manufacturing the same |
US20020196612A1 (en) * | 2001-05-25 | 2002-12-26 | Martin Gall | Arrangement of memory chip housings on a DIMM circuit board |
US6873534B2 (en) * | 2002-03-07 | 2005-03-29 | Netlist, Inc. | Arrangement of integrated circuits in a memory module |
US20040105292A1 (en) * | 2002-08-23 | 2004-06-03 | Elpida Memory, Inc. | Memory system and data transmission method |
Cited By (67)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110110047A1 (en) * | 2004-04-09 | 2011-05-12 | Netlist, Inc. | Module having at least two surfaces and at least one thermally conductive layer therebetween |
US7839645B2 (en) | 2004-04-09 | 2010-11-23 | Netlist, Inc. | Module having at least two surfaces and at least one thermally conductive layer therebetween |
US8345427B2 (en) | 2004-04-09 | 2013-01-01 | Netlist, Inc. | Module having at least two surfaces and at least one thermally conductive layer therebetween |
US20100110642A1 (en) * | 2004-04-09 | 2010-05-06 | Netlist, Inc. | Module having at least two surfaces and at least one thermally conductive layer therebetween |
US20080316712A1 (en) * | 2004-04-09 | 2008-12-25 | Pauley Robert S | High density module having at least two substrates and at least one thermally conductive layer therebetween |
US7511968B2 (en) * | 2004-09-03 | 2009-03-31 | Entorian Technologies, Lp | Buffered thin module system and method |
US7480152B2 (en) * | 2004-09-03 | 2009-01-20 | Entorian Technologies, Lp | Thin module system and method |
US20090046431A1 (en) * | 2004-09-03 | 2009-02-19 | Staktek Group L.P. | High Capacity Thin Module System |
US7307863B2 (en) * | 2005-08-02 | 2007-12-11 | Inphi Corporation | Programmable strength output buffer for RDIMM address register |
US20070030752A1 (en) * | 2005-08-02 | 2007-02-08 | Inphi Corporation | Programmable strength output buffer for RDIMM address register |
US8033836B1 (en) | 2005-08-29 | 2011-10-11 | Netlist, Inc. | Circuit with flexible portion |
US7442050B1 (en) | 2005-08-29 | 2008-10-28 | Netlist, Inc. | Circuit card with flexible connection for memory module with heat spreader |
US8864500B1 (en) | 2005-08-29 | 2014-10-21 | Netlist, Inc. | Electronic module with flexible portion |
US7811097B1 (en) | 2005-08-29 | 2010-10-12 | Netlist, Inc. | Circuit with flexible portion |
US7839643B1 (en) | 2006-02-17 | 2010-11-23 | Netlist, Inc. | Heat spreader for memory modules |
US8488325B1 (en) | 2006-02-17 | 2013-07-16 | Netlist, Inc. | Memory module having thermal conduits |
US7394149B2 (en) * | 2006-03-08 | 2008-07-01 | Microelectronics Assembly Technologies, Inc. | Thin multichip flex-module |
US7393226B2 (en) * | 2006-03-08 | 2008-07-01 | Microelectronics Assembly Technologies, Inc. | Thin multichip flex-module |
US7429788B2 (en) * | 2006-03-08 | 2008-09-30 | Microelectronics Assembly Technologies, Inc. | Thin multichip flex-module |
US20070212919A1 (en) * | 2006-03-08 | 2007-09-13 | Clayton James E | Thin multichip flex-module |
US7520781B2 (en) * | 2006-03-08 | 2009-04-21 | Microelectronics Assembly Technologies | Thin multichip flex-module |
US20090063787A1 (en) * | 2007-08-31 | 2009-03-05 | Gower Kevin C | Buffered Memory Module with Multiple Memory Device Data Interface Ports Supporting Double the Memory Capacity |
US20090063761A1 (en) * | 2007-08-31 | 2009-03-05 | Gower Kevin C | Buffered Memory Module Supporting Two Independent Memory Channels |
US7861014B2 (en) | 2007-08-31 | 2010-12-28 | International Business Machines Corporation | System for supporting partial cache line read operations to a memory module to reduce read data traffic on a memory channel |
US7840748B2 (en) | 2007-08-31 | 2010-11-23 | International Business Machines Corporation | Buffered memory module with multiple memory device data interface ports supporting double the memory capacity |
US7818497B2 (en) | 2007-08-31 | 2010-10-19 | International Business Machines Corporation | Buffered memory module supporting two independent memory channels |
US8086936B2 (en) | 2007-08-31 | 2011-12-27 | International Business Machines Corporation | Performing error correction at a memory device level that is transparent to a memory channel |
US8082482B2 (en) | 2007-08-31 | 2011-12-20 | International Business Machines Corporation | System for performing error correction operations in a memory hub device of a memory module |
US7584308B2 (en) | 2007-08-31 | 2009-09-01 | International Business Machines Corporation | System for supporting partial cache line write operations to a memory module to reduce write data traffic on a memory channel |
US20090063730A1 (en) * | 2007-08-31 | 2009-03-05 | Gower Kevin C | System for Supporting Partial Cache Line Write Operations to a Memory Module to Reduce Write Data Traffic on a Memory Channel |
US20090063923A1 (en) * | 2007-08-31 | 2009-03-05 | Gower Kevin C | System and Method for Performing Error Correction at a Memory Device Level that is Transparent to a Memory Channel |
US20090063784A1 (en) * | 2007-08-31 | 2009-03-05 | Gower Kevin C | System for Enhancing the Memory Bandwidth Available Through a Memory Module |
US7865674B2 (en) | 2007-08-31 | 2011-01-04 | International Business Machines Corporation | System for enhancing the memory bandwidth available through a memory module |
US7899983B2 (en) | 2007-08-31 | 2011-03-01 | International Business Machines Corporation | Buffered memory module supporting double the memory device data width in the same physical space as a conventional memory module |
US20090063922A1 (en) * | 2007-08-31 | 2009-03-05 | Gower Kevin C | System for Performing Error Correction Operations in a Memory Hub Device of a Memory Module |
US20110004709A1 (en) * | 2007-09-05 | 2011-01-06 | Gower Kevin C | Method for Enhancing the Memory Bandwidth Available Through a Memory Module |
US8019919B2 (en) | 2007-09-05 | 2011-09-13 | International Business Machines Corporation | Method for enhancing the memory bandwidth available through a memory module |
US20090063731A1 (en) * | 2007-09-05 | 2009-03-05 | Gower Kevin C | Method for Supporting Partial Cache Line Read and Write Operations to a Memory Module to Reduce Read and Write Data Traffic on a Memory Channel |
US7558887B2 (en) | 2007-09-05 | 2009-07-07 | International Business Machines Corporation | Method for supporting partial cache line read and write operations to a memory module to reduce read and write data traffic on a memory channel |
DE102007044200A1 (en) * | 2007-09-17 | 2009-03-19 | Qimonda Ag | Memory module has two advanced memory buffer chips electrically coupled over point-to-point connections and electrical connection between two advanced memory buffer chips and memory controller over one of advanced memory buffer chip |
US9483437B2 (en) * | 2007-09-28 | 2016-11-01 | Intel Corporation | Addressing multi-core advanced memory buffers |
US20090089513A1 (en) * | 2007-09-28 | 2009-04-02 | Shiva Aditham | Addressing multi-core advanced memory buffers |
US7925825B2 (en) | 2008-01-24 | 2011-04-12 | International Business Machines Corporation | System to support a full asynchronous interface within a memory hub device |
US20090190427A1 (en) * | 2008-01-24 | 2009-07-30 | Brittain Mark A | System to Enable a Memory Hub Device to Manage Thermal Conditions at a Memory Device Level Transparent to a Memory Controller |
US20090193201A1 (en) * | 2008-01-24 | 2009-07-30 | Brittain Mark A | System to Increase the Overall Bandwidth of a Memory Channel By Allowing the Memory Channel to Operate at a Frequency Independent from a Memory Device Frequency |
US20090193315A1 (en) * | 2008-01-24 | 2009-07-30 | Gower Kevin C | System for a Combined Error Correction Code and Cyclic Redundancy Check Code for a Memory Channel |
US7925824B2 (en) | 2008-01-24 | 2011-04-12 | International Business Machines Corporation | System to reduce latency by running a memory channel frequency fully asynchronous from a memory device frequency |
US7925826B2 (en) | 2008-01-24 | 2011-04-12 | International Business Machines Corporation | System to increase the overall bandwidth of a memory channel by allowing the memory channel to operate at a frequency independent from a memory device frequency |
US20090193203A1 (en) * | 2008-01-24 | 2009-07-30 | Brittain Mark A | System to Reduce Latency by Running a Memory Channel Frequency Fully Asynchronous from a Memory Device Frequency |
US7930469B2 (en) | 2008-01-24 | 2011-04-19 | International Business Machines Corporation | System to provide memory system power reduction without reducing overall memory system performance |
US7930470B2 (en) | 2008-01-24 | 2011-04-19 | International Business Machines Corporation | System to enable a memory hub device to manage thermal conditions at a memory device level transparent to a memory controller |
US7770077B2 (en) | 2008-01-24 | 2010-08-03 | International Business Machines Corporation | Using cache that is embedded in a memory hub to replace failed memory cells in a memory subsystem |
US8140936B2 (en) | 2008-01-24 | 2012-03-20 | International Business Machines Corporation | System for a combined error correction code and cyclic redundancy check code for a memory channel |
US20090193200A1 (en) * | 2008-01-24 | 2009-07-30 | Brittain Mark A | System to Support a Full Asynchronous Interface within a Memory Hub Device |
US20090193290A1 (en) * | 2008-01-24 | 2009-07-30 | Arimilli Ravi K | System and Method to Use Cache that is Embedded in a Memory Hub to Replace Failed Memory Cells in a Memory Subsystem |
US8018723B1 (en) | 2008-04-30 | 2011-09-13 | Netlist, Inc. | Heat dissipation for electronic modules |
US8705239B1 (en) | 2008-04-30 | 2014-04-22 | Netlist, Inc. | Heat dissipation for electronic modules |
US20090275185A1 (en) * | 2008-05-02 | 2009-11-05 | Kevin Shea | Methods of forming capacitors |
US20090275187A1 (en) * | 2008-05-02 | 2009-11-05 | Mark Kiehlbauch | Methods of forming capacitors |
US7964471B2 (en) | 2008-05-02 | 2011-06-21 | Micron Technology, Inc. | Methods of forming capacitors |
US8241987B2 (en) | 2008-05-02 | 2012-08-14 | Micron Technology, Inc. | Methods of forming capacitors |
US8318578B2 (en) | 2008-05-02 | 2012-11-27 | Micron Technology, Inc. | Method of forming capacitors |
US7618874B1 (en) | 2008-05-02 | 2009-11-17 | Micron Technology, Inc. | Methods of forming capacitors |
US20100025362A1 (en) * | 2008-05-02 | 2010-02-04 | Micron Technology, Inc. | Method of Forming Capacitors |
US8623725B2 (en) | 2008-05-02 | 2014-01-07 | Micron Technology, Inc. | Methods of forming capacitors |
US7696056B2 (en) | 2008-05-02 | 2010-04-13 | Micron Technology, Inc. | Methods of forming capacitors |
US20100159667A1 (en) * | 2008-05-02 | 2010-06-24 | Micron Technology, Inc. | Methods of Forming Capacitors |
Also Published As
Publication number | Publication date |
---|---|
US7511968B2 (en) | 2009-03-31 |
US20060050497A1 (en) | 2006-03-09 |
US20060049512A1 (en) | 2006-03-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7511968B2 (en) | Buffered thin module system and method | |
US7468893B2 (en) | Thin module system and method | |
US7324352B2 (en) | High capacity thin module system and method | |
US7480152B2 (en) | Thin module system and method | |
US7737549B2 (en) | Circuit module with thermal casing systems | |
US7446410B2 (en) | Circuit module with thermal casing systems | |
US7606040B2 (en) | Memory module system and method | |
US7768796B2 (en) | Die module system | |
US7760513B2 (en) | Modified core for circuit module system and method | |
US20060049513A1 (en) | Thin module system and method with thermal management | |
US20060053345A1 (en) | Thin module system and method | |
KR100880054B1 (en) | Circuit module system and method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ENTORIAN TECHNOLOGIES, LP, TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GOODWIN, PAUL;REEL/FRAME:022461/0404 Effective date: 20041207 Owner name: ENTORIAN TECHNOLOGIES, LP,TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GOODWIN, PAUL;REEL/FRAME:022461/0404 Effective date: 20041207 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |