US20010043454A1 - Multi-layer ceramic electronic device and method for producing same - Google Patents
Multi-layer ceramic electronic device and method for producing same Download PDFInfo
- Publication number
- US20010043454A1 US20010043454A1 US09/840,904 US84090401A US2001043454A1 US 20010043454 A1 US20010043454 A1 US 20010043454A1 US 84090401 A US84090401 A US 84090401A US 2001043454 A1 US2001043454 A1 US 2001043454A1
- Authority
- US
- United States
- Prior art keywords
- layer
- layers
- undercoat
- electronic device
- ceramic electronic
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000000919 ceramic Substances 0.000 title claims abstract description 50
- 238000004519 manufacturing process Methods 0.000 title description 5
- 239000011521 glass Substances 0.000 claims abstract description 83
- 239000004615 ingredient Substances 0.000 claims abstract description 51
- 239000004020 conductor Substances 0.000 claims abstract description 49
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 claims abstract description 35
- 239000010949 copper Substances 0.000 claims abstract description 25
- 229910052763 palladium Inorganic materials 0.000 claims abstract description 14
- 229910045601 alloy Inorganic materials 0.000 claims abstract description 13
- 239000000956 alloy Substances 0.000 claims abstract description 13
- 229910052802 copper Inorganic materials 0.000 claims abstract description 13
- 229910052709 silver Inorganic materials 0.000 claims abstract description 13
- 239000004332 silver Substances 0.000 claims abstract description 13
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims abstract description 12
- XPPWAISRWKKERW-UHFFFAOYSA-N copper palladium Chemical compound [Cu].[Pd] XPPWAISRWKKERW-UHFFFAOYSA-N 0.000 claims abstract description 6
- 238000000034 method Methods 0.000 claims description 41
- 239000000203 mixture Substances 0.000 claims description 21
- 239000010953 base metal Substances 0.000 claims description 16
- 229910052712 strontium Inorganic materials 0.000 claims description 13
- CIOAGBVUUVVLOB-UHFFFAOYSA-N strontium atom Chemical compound [Sr] CIOAGBVUUVVLOB-UHFFFAOYSA-N 0.000 claims description 13
- 239000011248 coating agent Substances 0.000 claims description 10
- 238000000576 coating method Methods 0.000 claims description 10
- 239000003990 capacitor Substances 0.000 description 93
- 239000002245 particle Substances 0.000 description 26
- 230000000052 comparative effect Effects 0.000 description 25
- 239000011230 binding agent Substances 0.000 description 23
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 19
- 238000012545 processing Methods 0.000 description 16
- 239000012298 atmosphere Substances 0.000 description 15
- 238000010304 firing Methods 0.000 description 14
- 239000000853 adhesive Substances 0.000 description 13
- 230000001070 adhesive effect Effects 0.000 description 13
- 238000000137 annealing Methods 0.000 description 11
- 239000000843 powder Substances 0.000 description 10
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 9
- 230000015572 biosynthetic process Effects 0.000 description 8
- 239000003960 organic solvent Substances 0.000 description 8
- 238000005245 sintering Methods 0.000 description 8
- 229910002113 barium titanate Inorganic materials 0.000 description 7
- 239000003989 dielectric material Substances 0.000 description 7
- 229910052759 nickel Inorganic materials 0.000 description 7
- 238000012360 testing method Methods 0.000 description 7
- 229910002528 Cu-Pd Inorganic materials 0.000 description 6
- 229910000990 Ni alloy Inorganic materials 0.000 description 6
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 6
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 6
- 239000006185 dispersion Substances 0.000 description 6
- 239000010931 gold Substances 0.000 description 6
- 239000000463 material Substances 0.000 description 6
- 238000001000 micrograph Methods 0.000 description 6
- 229910052760 oxygen Inorganic materials 0.000 description 6
- 239000001301 oxygen Substances 0.000 description 6
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 6
- 239000010936 titanium Substances 0.000 description 6
- 239000007789 gas Substances 0.000 description 5
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 4
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 4
- WUOACPNHFRMFPN-UHFFFAOYSA-N alpha-terpineol Chemical compound CC1=CCC(C(C)(C)O)CC1 WUOACPNHFRMFPN-UHFFFAOYSA-N 0.000 description 4
- AYJRCSIUFZENHW-UHFFFAOYSA-L barium carbonate Chemical compound [Ba+2].[O-]C([O-])=O AYJRCSIUFZENHW-UHFFFAOYSA-L 0.000 description 4
- SQIFACVGCPWBQZ-UHFFFAOYSA-N delta-terpineol Natural products CC(C)(O)C1CCC(=C)CC1 SQIFACVGCPWBQZ-UHFFFAOYSA-N 0.000 description 4
- 229910052751 metal Inorganic materials 0.000 description 4
- 239000002184 metal Substances 0.000 description 4
- 238000007747 plating Methods 0.000 description 4
- 238000005498 polishing Methods 0.000 description 4
- 230000009467 reduction Effects 0.000 description 4
- JBQYATWDVHIOAR-UHFFFAOYSA-N tellanylidenegermanium Chemical compound [Te]=[Ge] JBQYATWDVHIOAR-UHFFFAOYSA-N 0.000 description 4
- 229940116411 terpineol Drugs 0.000 description 4
- 229910052719 titanium Inorganic materials 0.000 description 4
- 239000004925 Acrylic resin Substances 0.000 description 3
- 229920000178 Acrylic resin Polymers 0.000 description 3
- YMWUJEATGCHHMB-UHFFFAOYSA-N Dichloromethane Chemical compound ClCCl YMWUJEATGCHHMB-UHFFFAOYSA-N 0.000 description 3
- -1 FeO3 Chemical compound 0.000 description 3
- YXFVVABEGXRONW-UHFFFAOYSA-N Toluene Chemical compound CC1=CC=CC=C1 YXFVVABEGXRONW-UHFFFAOYSA-N 0.000 description 3
- JRPBQTZRNDNNOP-UHFFFAOYSA-N barium titanate Chemical compound [Ba+2].[Ba+2].[O-][Ti]([O-])([O-])[O-] JRPBQTZRNDNNOP-UHFFFAOYSA-N 0.000 description 3
- 238000004453 electron probe microanalysis Methods 0.000 description 3
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 3
- 229910052737 gold Inorganic materials 0.000 description 3
- 150000002500 ions Chemical class 0.000 description 3
- 230000005012 migration Effects 0.000 description 3
- 238000013508 migration Methods 0.000 description 3
- 230000035939 shock Effects 0.000 description 3
- 229910000679 solder Inorganic materials 0.000 description 3
- 229910052718 tin Inorganic materials 0.000 description 3
- CSCPPACGZOOCGX-UHFFFAOYSA-N Acetone Chemical compound CC(C)=O CSCPPACGZOOCGX-UHFFFAOYSA-N 0.000 description 2
- 239000001856 Ethyl cellulose Substances 0.000 description 2
- ZZSNKZQZMQGXPY-UHFFFAOYSA-N Ethyl cellulose Chemical compound CCOCC1OC(OC)C(OCC)C(OCC)C1OC1C(O)C(O)C(OC)C(CO)O1 ZZSNKZQZMQGXPY-UHFFFAOYSA-N 0.000 description 2
- XLOMVQKBTHCTTD-UHFFFAOYSA-N Zinc monoxide Chemical compound [Zn]=O XLOMVQKBTHCTTD-UHFFFAOYSA-N 0.000 description 2
- MCMNRKCIXSYSNV-UHFFFAOYSA-N Zirconium dioxide Chemical compound O=[Zr]=O MCMNRKCIXSYSNV-UHFFFAOYSA-N 0.000 description 2
- 239000000654 additive Substances 0.000 description 2
- 238000005054 agglomeration Methods 0.000 description 2
- 230000002776 aggregation Effects 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 229910052791 calcium Inorganic materials 0.000 description 2
- 239000011575 calcium Substances 0.000 description 2
- 239000003985 ceramic capacitor Substances 0.000 description 2
- 239000011651 chromium Substances 0.000 description 2
- 229910052681 coesite Inorganic materials 0.000 description 2
- 238000001816 cooling Methods 0.000 description 2
- 229910052906 cristobalite Inorganic materials 0.000 description 2
- QDOXWKRWXJOMAK-UHFFFAOYSA-N dichromium trioxide Chemical compound O=[Cr]O[Cr]=O QDOXWKRWXJOMAK-UHFFFAOYSA-N 0.000 description 2
- GNTDGMZSJNCJKK-UHFFFAOYSA-N divanadium pentaoxide Chemical compound O=[V](=O)O[V](=O)=O GNTDGMZSJNCJKK-UHFFFAOYSA-N 0.000 description 2
- 238000001035 drying Methods 0.000 description 2
- 238000009713 electroplating Methods 0.000 description 2
- 229920001249 ethyl cellulose Polymers 0.000 description 2
- 235000019325 ethyl cellulose Nutrition 0.000 description 2
- 238000011156 evaluation Methods 0.000 description 2
- 238000009413 insulation Methods 0.000 description 2
- 238000004898 kneading Methods 0.000 description 2
- 239000011777 magnesium Substances 0.000 description 2
- CPLXHLVBOLITMK-UHFFFAOYSA-N magnesium oxide Inorganic materials [Mg]=O CPLXHLVBOLITMK-UHFFFAOYSA-N 0.000 description 2
- 239000011572 manganese Substances 0.000 description 2
- AMWRITDGCCNYAT-UHFFFAOYSA-L manganese oxide Inorganic materials [Mn].O[Mn]=O.O[Mn]=O AMWRITDGCCNYAT-UHFFFAOYSA-L 0.000 description 2
- 238000002156 mixing Methods 0.000 description 2
- ZKATWMILCYLAPD-UHFFFAOYSA-N niobium pentoxide Chemical compound O=[Nb](=O)O[Nb](=O)=O ZKATWMILCYLAPD-UHFFFAOYSA-N 0.000 description 2
- 230000002093 peripheral effect Effects 0.000 description 2
- 229910052697 platinum Inorganic materials 0.000 description 2
- 229920000139 polyethylene terephthalate Polymers 0.000 description 2
- 239000005020 polyethylene terephthalate Substances 0.000 description 2
- 238000007639 printing Methods 0.000 description 2
- 230000008569 process Effects 0.000 description 2
- 239000000377 silicon dioxide Substances 0.000 description 2
- 239000002002 slurry Substances 0.000 description 2
- 229910052682 stishovite Inorganic materials 0.000 description 2
- 239000000758 substrate Substances 0.000 description 2
- 229910052905 tridymite Inorganic materials 0.000 description 2
- RUDFQVOCFDJEEF-UHFFFAOYSA-N yttrium(III) oxide Inorganic materials [O-2].[O-2].[O-2].[Y+3].[Y+3] RUDFQVOCFDJEEF-UHFFFAOYSA-N 0.000 description 2
- OAYXUHPQHDHDDZ-UHFFFAOYSA-N 2-(2-butoxyethoxy)ethanol Chemical compound CCCCOCCOCCO OAYXUHPQHDHDDZ-UHFFFAOYSA-N 0.000 description 1
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical compound [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 description 1
- 229910000881 Cu alloy Inorganic materials 0.000 description 1
- QPLDLSVMHZLSFG-UHFFFAOYSA-N CuO Inorganic materials [Cu]=O QPLDLSVMHZLSFG-UHFFFAOYSA-N 0.000 description 1
- XEEYBQQBJWHFJM-UHFFFAOYSA-N Iron Chemical compound [Fe] XEEYBQQBJWHFJM-UHFFFAOYSA-N 0.000 description 1
- FYYHWMGAXLPEAU-UHFFFAOYSA-N Magnesium Chemical compound [Mg] FYYHWMGAXLPEAU-UHFFFAOYSA-N 0.000 description 1
- PWHULOQIROXLJO-UHFFFAOYSA-N Manganese Chemical compound [Mn] PWHULOQIROXLJO-UHFFFAOYSA-N 0.000 description 1
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- 229910020489 SiO3 Inorganic materials 0.000 description 1
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 1
- 239000003513 alkali Substances 0.000 description 1
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 1
- 229910052788 barium Inorganic materials 0.000 description 1
- DSAJWYNOEDNPEQ-UHFFFAOYSA-N barium atom Chemical group [Ba] DSAJWYNOEDNPEQ-UHFFFAOYSA-N 0.000 description 1
- 229910052454 barium strontium titanate Inorganic materials 0.000 description 1
- 239000002585 base Substances 0.000 description 1
- 238000001354 calcination Methods 0.000 description 1
- ODINCKMPIJJUCX-UHFFFAOYSA-N calcium oxide Inorganic materials [Ca]=O ODINCKMPIJJUCX-UHFFFAOYSA-N 0.000 description 1
- AOWKSNWVBZGMTJ-UHFFFAOYSA-N calcium titanate Chemical compound [Ca+2].[O-][Ti]([O-])=O AOWKSNWVBZGMTJ-UHFFFAOYSA-N 0.000 description 1
- 150000004649 carbonic acid derivatives Chemical class 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 229910052804 chromium Inorganic materials 0.000 description 1
- 238000000975 co-precipitation Methods 0.000 description 1
- 229910017052 cobalt Inorganic materials 0.000 description 1
- 239000010941 cobalt Substances 0.000 description 1
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 229910052593 corundum Inorganic materials 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 238000000280 densification Methods 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 239000002270 dispersing agent Substances 0.000 description 1
- 238000007606 doctor blade method Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 239000002003 electrode paste Substances 0.000 description 1
- 230000007062 hydrolysis Effects 0.000 description 1
- 238000006460 hydrolysis reaction Methods 0.000 description 1
- 150000004679 hydroxides Chemical class 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 229910052749 magnesium Inorganic materials 0.000 description 1
- 229910000021 magnesium carbonate Inorganic materials 0.000 description 1
- 239000002075 main ingredient Substances 0.000 description 1
- 229910052748 manganese Inorganic materials 0.000 description 1
- 239000011656 manganese carbonate Substances 0.000 description 1
- 229910000016 manganese(II) carbonate Inorganic materials 0.000 description 1
- 150000002736 metal compounds Chemical class 0.000 description 1
- 239000011812 mixed powder Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000007935 neutral effect Effects 0.000 description 1
- GNRSAWUEBMWBQH-UHFFFAOYSA-N nickel(II) oxide Inorganic materials [Ni]=O GNRSAWUEBMWBQH-UHFFFAOYSA-N 0.000 description 1
- 239000012299 nitrogen atmosphere Substances 0.000 description 1
- 150000003891 oxalate salts Chemical class 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- SWELZOZIOHGSPA-UHFFFAOYSA-N palladium silver Chemical compound [Pd].[Ag] SWELZOZIOHGSPA-UHFFFAOYSA-N 0.000 description 1
- 239000011574 phosphorus Substances 0.000 description 1
- 229910052698 phosphorus Inorganic materials 0.000 description 1
- 239000004014 plasticizer Substances 0.000 description 1
- 239000002244 precipitate Substances 0.000 description 1
- 238000001556 precipitation Methods 0.000 description 1
- 238000010405 reoxidation reaction Methods 0.000 description 1
- 238000007650 screen-printing Methods 0.000 description 1
- 238000003980 solgel method Methods 0.000 description 1
- 238000003746 solid phase reaction Methods 0.000 description 1
- 239000002904 solvent Substances 0.000 description 1
- VEALVRVVWBQVSL-UHFFFAOYSA-N strontium titanate Chemical compound [Sr+2].[O-][Ti]([O-])=O VEALVRVVWBQVSL-UHFFFAOYSA-N 0.000 description 1
- 238000003786 synthesis reaction Methods 0.000 description 1
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 1
- 229910001845 yogo sapphire Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01G—CAPACITORS; CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES, LIGHT-SENSITIVE OR TEMPERATURE-SENSITIVE DEVICES OF THE ELECTROLYTIC TYPE
- H01G4/00—Fixed capacitors; Processes of their manufacture
- H01G4/002—Details
- H01G4/228—Terminals
- H01G4/232—Terminals electrically connecting two or more layers of a stacked or rolled capacitor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01C—RESISTORS
- H01C1/00—Details
- H01C1/14—Terminals or tapping points or electrodes specially adapted for resistors; Arrangements of terminals or tapping points or electrodes on resistors
- H01C1/148—Terminals or tapping points or electrodes specially adapted for resistors; Arrangements of terminals or tapping points or electrodes on resistors the terminals embracing or surrounding the resistive element
Definitions
- a multi-layer ceramic chip capacitor one example of a multi-layer ceramic electronic device, has a capacitor device body comprised of alternately stacked dielectric layers and internal electrode layers. A pair of external electrodes conductive with the alternately stacked internal electrodes inside the capacitor device body is formed at the two ends of the capacitor device body.
- the Sn or Sn/Pb plating formed on the outermost layer of the external electrodes oxidizes faster in a high temperature, high humidity environment. If the plating at the outermost layer of the external electrodes oxidizes, the connection resistance (ESR) becomes higher and, in the functions of the capacitor, the dielectric loss (tan ⁇ ) becomes greater and inconveniences occur in the electrical circuit.
- microcracks occur between the conductive adhesive and the external electrodes. If microcracks occur between the conductive adhesive and external electrodes, the bonding strength of the capacitor and circuit board may degrade, the capacitor may stop functioning on the electrical circuit, and the capacitor may even fall off the circuit board.
- An object of the present invention is to provide a multi-layer ceramic chip capacitor or other multi-layer ceramic electronic device having external electrodes not very liable to oxidize even if mounting the device on a circuit board using a conductive adhesive and resistant to formation of cracks with the conductive adhesive even if subjected to repeated heat cycles and a method for producing the same.
- a multi-layer ceramic electronic device comprising a device body comprised of alternately arranged dielectric layers and internal electrode layers and external electrodes formed on an outer surface of the device body, outer layers of the external electrodes comprised of a conductive material mainly comprised of silver and further including palladium (corresponding to later explained third conductive material) and glass ingredient (corresponding to later explained second glass ingredient).
- the second glass ingredient includes a glass ingredient of the same composition as the first glass ingredient.
- the first glass ingredient includes a strontium borosilicate-based glass.
- the internal electrode layer includes a base metal.
- the undercoat layers are formed on only two end faces of the device body.
- a method of producing a multi-layer ceramic electronic device comprising the steps of coating on an outer surface of a device body comprised of alternately arranged dielectric layers and internal electrode layers an undercoat layer paste including a first conductive material mainly comprised of copper and a first glass ingredient so as to be electrically connected with at least part of the internal electrode layers to thereby form a pre-baking undercoat layer; coating on an outer surface of said pre-baking undercoat layer an outer layer paste including a third conductive material mainly comprised of silver and further including palladium and a second glass ingredient to thereby form a pre-baking outer layer; and co-baking said pre-baking undercoat layer and said pre-baking outer layer at a temperature of over 600° C. and less than 800° C. to form an undercoat layer and outer layer and form between the undercoat layer and outer layer an intermediate layer including a second conductive material mainly comprised of a copper-palladium
- the second glass ingredient includes a glass ingredient of the same composition as the first glass ingredient.
- the undercoat layer paste is coated to form the pre-baking undercoat layer on only two end faces of the device body.
- the multi-layer ceramic electronic device according to the present invention has external electrodes formed on the outer surface of a device body comprised of alternately arranged dielectric layers and internal electrode layers, and the outer layer of the external electrodes is formed of a specific material.
- the external electrodes by giving the external electrodes an undercoat layer formed directly on the outer surface of the device body and including in the undercoat layer a first conductive material mainly comprised of copper having a good wettability with the base metal included in the internal electrode layers, it is possible to maintain a good bonding strength between the undercoat layer and the internal electrode layers.
- the external electrodes by giving the external electrodes an intermediate layer formed on the outer surface of the undercoat layer and including in the intermediate layer a second conductive material mainly comprised of a silver-palladium-based alloy, it is possible to maintain a good bonding strength at the interface between the undercoat layer and a later explained outer layer.
- the present invention by including in the second glass ingredient contained in the outer layer a glass ingredient of the same composition as the first glass ingredient contained in the undercoat layer (preferably strontium borosilicate-based glass), it is possible to form all of the external electrodes formed on the outer surface of the device body as a dense bonded layer.
- a glass ingredient of the same composition as the first glass ingredient contained in the undercoat layer preferably strontium borosilicate-based glass
- a pre-baking undercoat layer and pre-baking outer layer formed on the outer surface of a device body comprised of alternately arranged dielectric layers and internal electrode layers are baked at a specific temperature. Due to this, an undercoat layer and outer layer are formed and a specific intermediate layer is created between the undercoat layer and outer layer.
- the outer layer is not very liable to be oxidized and there is resistance to formation of microcracks between the outer layer and the conductive adhesive even with repeated heat cycles.
- the method of the present invention it is possible to produce a multi-layer ceramic electronic device improved in reliability. Further, in the method of the present invention, by not performing electroplating and by co-baking the pre-baking undercoat layer and pre-baking outer layer rather than performing them separately, the production process is simplified, so it is possible to produce a multi-layer ceramic electronic device improved in reliability.
- the multi-layer ceramic electronic device is not particularly limited, but may be for example a multi-layer ceramic chip capacitor, piezoelectric element, chip inductor, chip varistor, chip thermistor, chip resistor, other surface mounted (SMD) chip type electronic device etc.
- SMD surface mounted
- FIG. 1 is a sectional view schematically showing a multi-layer ceramic chip capacitor according to an embodiment of the present invention
- FIG. 2B is a micrograph showing the BEI of FIG. 2A enlarged from FIG. 2A;
- FIG. 2C is a micrograph showing the BEI of FIG. 2A enlarged further from FIG. 2B;
- FIG. 3A is a micrograph showing a BEI of a polished surface obtained by polishing an external electrode of a capacitor sample according to Example 4 in the state of mutual diffusion of the internal electrode layers and the undercoat layer;
- FIG. 3B is a micrograph showing a BEI of a polished surface obtained by polishing an external electrode of a capacitor sample according to Example 4 in the state of dispersion of glass frit;
- FIG. 3C is a micrograph showing a BEI of a polished surface obtained by polishing an external electrode of a capacitor sample according to Example 4 in the state of dispersion of a Pb ingredient;
- FIG. 4 is a graph of the results of a heat cycle test conducted using capacitor samples of Example 1, Comparative Example 3, and Comparative Example 4;
- FIG. 5 is a graph of the results of a tensile strength test between a capacitor device body and external electrodes in the soldered state conducted using capacitor samples of Example 4, Example 5, and Comparative Example 4;
- FIG. 6 is a graph of the results of evaluation of ion migration conducted using capacitor samples of Example 6, Example 7, Example 8, and Comparative Example 5.
- the multi-layer ceramic chip capacitor 2 has a capacitor device body 12 comprised of alternately arranged dielectric layers 4 , 6 and internal electrode layers 8 , 10 .
- Two external electrodes 14 , 16 conductive with the internal electrode layers 8 , 10 alternately arranged inside the capacitor device body 12 are formed at the two ends of the capacitor device body 12 .
- the shape of the capacitor device body 12 is not particularly limited, but normally is made a parallelopiped.
- the dimensions of the capacitor device body 12 are not particularly limited and may be made dimensions suitable for the application, but normally are a length of 0.6 to 5.6 mm, preferably 0.6 to 3.2 mm, a width of 0.3 to 5.0 mm, preferably 0.3 to 1.6 mm, and a thickness of 0.3 to 1.9 mm, preferably 0.3 to 1.6 mm.
- the internal electrode layers 8 , 10 are stacked so that their end faces are alternately exposed at the surfaces of the two facing ends of the capacitor device body 12 .
- the pair of external electrodes 14 , 16 are formed at the two ends of the capacitor device body 12 and are connected to the exposed ends of the alternately arranged internal electrode layers 8 , 10 to form a capacitor circuit.
- the dielectric layers 4 , 6 may be comprised of a dielectric ceramic such as a lead-based perovskite, barium titanate, strontium titanate, or calcium titanate, but is not particularly limited in the present invention.
- the thickness of the dielectric layers 4 , 6 is not particularly limited, but generally is several microns to several hundred microns.
- the number of the dielectric layers 4 , 6 stacked is normally at least 100 layers, preferably is at least 200 layers.
- the internal electrode layers 8 , 10 preferably include a base metal.
- a base metal is inexpensive, so the cost of the materials can be kept down as a whole even if increasing the ratio of the internal electrode layers 8 , 10 in the capacitor device body 12 or the number of layers stacked.
- the base metal is preferably at least one metal selected from copper (Cu), nickel (Ni), copper alloy, and nickel alloy, more preferably nickel or nickel alloy.
- the nickel alloy preferably is an alloy of nickel with at least one element selected from manganese (Mn), chromium (Cr), cobalt (Co), and aluminum (Al).
- the content of nickel in the nickel alloy is preferably at least 95 wt %.
- the nickel or nickel alloy may also include up to about 0.1 wt % of various trace ingredients such as phosphorus (P), Iron (Fe), and magnesium (Mg).
- the thickness of the internal electrode layers 8 , 10 may be suitably determined in accordance with the application, but normally is 0.5 to 5 ⁇ m, preferably 1 to 3 ⁇ m.
- the external electrodes 14 , 16 are comprised of three-layer structures of the undercoat layers 142 , 162 formed directly at the two ends of the capacitor device body 12 (preferably only at the two end faces) so as to electrically connect with the exposed ends of the internal electrode layers 8 , 10 , intermediate layers 144 , 146 formed on the outer surfaces of the undercoat layers 142 , 162 , and outer layers 146 , 166 formed on the outer surfaces of the intermediate layers 144 , 164 .
- the undercoat layers 142 , 162 include a first conductive material and a first glass ingredient.
- the first conductive material is mainly comprised of copper (Cu) and may further include at least one element selected from nickel (Ni), silver (Ag), and palladium (Pd).
- the first conductive material may also include various trace ingredients such as gold (Au), platinum (Pt) and zinc (Zn).
- the content of copper in the first conductive material of the undercoat layers 142 , 162 is preferably 85 to 100 wt %.
- the first glass ingredient is not particularly limited, but preferably is comprised of a strontium borosilicate-based glass.
- a strontium borosilicate-based glass part of the strontium (Sr) may be substituted by barium (Ba).
- the first glass ingredient may also include aluminum (Al), zinc (Zn), etc.
- the ratio by weight of the first glass ingredient with respect to the first conductive material is preferably 2/98 to 15/85.
- the thickness of the undercoat layers 142 , 162 is not particularly limited, but is preferably 1 to 50 ⁇ m.
- the intermediate layers 144 , 164 include a second conductive material.
- the second conductive material is mainly comprised of a Cu-Pd based alloy containing copper (Cu) and palladium (Pd) and may further include another metal such as silver (Ag) and nickel (Ni).
- the second conductive material may also include various trace ingredients such as gold (Au), platinum (Pt) and zinc (Zn).
- the ratio by weight of the Cu and Pd in the Cu-Pd-based alloy (Cu/Pd) is preferably 10/90 to 90/10.
- the content of the Cu-Pd based alloy in the intermediate layers 144 and 164 is preferably 1 to 10 wt %.
- the thickness of the intermediate layers 144 and 164 is not particularly limited, but is preferably 0.5 to 10 ⁇ m.
- the outer layers 146 and 166 include a third conductive material and a second glass ingredient.
- the third conductive material is mainly comprised of silver (Ag), contains palladium (Pd), and may further include at least one of copper (Cu) and gold (Au).
- the third conductive material may also include various trace ingredients such as nickel (Ni) and zinc (Zn).
- the content of silver in the outer layers 146 , 166 is preferably 75 to 95 wt %.
- the content of palladium in the outer layers 146 , 166 is preferably 1 to 25 wt %.
- the second glass ingredient is not particularly limited, but preferably includes a glass ingredient of the same composition as the first glass ingredient contained in the undercoat layers 142 , 162 , more preferably is comprised of a glass ingredient of the same composition as the first glass ingredient.
- the glass ingredient is preferably a strontium borosilicate-based glass.
- the ratio by weight of the second glass ingredient with respect to the third conductive material in the outer layers 146 , 166 (second glass ingredient/third conductive material) is preferably 2/98 to 15/85.
- the thickness of the outer layers 146 , 166 is not particularly limited, but is preferably 5 to 80 ⁇ m.
- the multi-layer ceramic chip capacitor 2 includes external electrodes 14 , 16 formed at the two ends of the device body 12 comprised of the alternately arranged dielectric layers 4 , 6 and internal electrode layers 8 , 10 .
- These external electrodes 14 , 16 are comprised of three-layer structures of the undercoat layers 142 , 162 formed directly at the two ends of the capacitor device body 12 (preferably only at the two end faces) so as to electrically connect with the exposed ends of the internal electrode layers 8 , 10 , intermediate layers 144 , 146 formed on the outer surfaces of the undercoat layers 142 , 162 , and outer layers 146 , 166 formed on the outer surfaces of the intermediate layers 144 , 164 .
- the dielectric layer paste, internal electrode layer paste, external electrode pastes are prepared.
- the dielectric layer paste is produced by kneading a dielectric material and organic vehicle.
- the dielectric material use is made of a powder of a composition of the dielectric layers 4 , 6 .
- the dielectric material is not particularly limited and may be various dielectric materials, but for example a titanium-based oxide, titanium-based complex oxide, or mixture of the same are preferred.
- a titanium-based oxide a TiO 2 based oxide containing as required NiO, CuO, Mn 3 O 4 , Al 2 O 3 , MgO, SiO 2 , etc. to a total of 0.001 to 30 wt % may be mentioned.
- As a titanium-based complex oxide barium titanate (BaTiO 3 ) etc. may be mentioned.
- the atomic ratio of Ba/Ti should be about 0.95 to 1.20.
- BaTiO 3 It is also possible to further add to the BaTiO 3 a total of about 0.001 to 30 wt % of MgO, CaO, Mn 3 O 4 , Y 2 O 3 , V 2 O 5 , ZnO, ZrO 2 , Nb 2 O 5 , Cr 2 O 3 , FeO 3 , P 2 O 5 , Na 2 O 3 , K 2 O, etc.
- a (Ba,Ca)SiO 2 glass or other glass may be added in the dielectric paste.
- the method of producing the dielectric material is not particularly limited.
- the subcomponent use may be made of at least one of oxides or various compounds forming oxides upon firing, for example, carbonates, oxalates, hydroxides, organic metal compounds, etc.
- the average particle size of the dielectric material may be determined in accordance with the average crystal particle size of the targeted dielectric layers, but normally use is made of a powder of an average particle size of 0.3 to 1.0 ⁇ m or so.
- the organic vehicle is comprised of a binder dissolved in an organic solvent.
- the binder used in the organic vehicle is not particularly limited and may be suitably selected from ethyl cellulose and other various usual binders.
- the organic solvent used is also not particularly limited and may be suitably selected from various organic solvents such as terpineol, butyl carbitol, acetone, and toluene in accordance with the printing method, sheet method, or other method used.
- the amount of coating of the dielectric layer paste may be suitably adjusted so that the thicknesses of the dielectric layers 4 , 6 per final layer become the above thickness.
- the internal electrode layer paste is preferably prepared by kneading at least a base metal and the above organic vehicle.
- the base metal one of the above may be used.
- an inexpensive base material may be used.
- the amount of the internal electrode layer paste coated may be adjusted so that the thicknesses of the final internal electrode layers 8 , 10 become the above thicknesses.
- the undercoat layer paste is prepared from at least a first conductive material mainly comprised of copper, a first glass frit, and an organic vehicle.
- the average particle size of the first conductive material is preferably 0.1 to 10 ⁇ m. If the average particle size is smaller than 0.1 ⁇ m, there is excessive agglomeration of the particles and cracks tend to occur in the undercoat layers 142 , 162 at the time of coating the paste, drying, or baking. If the average particle size is larger than 10 ⁇ m, the dispersion of the particles becomes uneven and formation of a paste becomes difficult. Further, variations occur in the sintering of the conductive material and as a result variations may occur in the mounting strength.
- the content of the first conductive material in the undercoat layer paste is preferably 70 to 80 wt %.
- the first glass frit functions as a sintering aid of the metal included in the first conductive material and functions to secure the bondability with the capacitor device body 12 .
- the composition of the first glass frit is not particularly limited so long as the frit functions as a glass after firing, but preferably use is made of strontium borosilicate-based glass.
- the content of the first glass frit in the undercoat layer paste is preferably 5 to 15 wt %. If the content of the first glass frit is too small, the bondability with the capacitor device body 12 cannot be secured and the mounting strength becomes smaller.
- the outer layer paste is prepared from at least a third conductive material mainly comprised of silver and including palladium, a second glass frit, and an organic vehicle.
- the average particle size of the third conductive material is preferably about 0.1 to 10 ⁇ m. If the average particle size is less than 0.1 ⁇ m, there is excess agglomeration of the particles and cracks tend to occur in the outer layers 146 , 166 at the time of coating the paste, drying, or baking. If the average particle size is larger than 10 ⁇ m, the dispersion of the particles becomes uneven and formation of a paste becomes difficult. Further, variations occur in the sintering of the conductive material and as a result variations may occur in the mounting strength.
- the content of the third conductive material in the outer layer paste is preferably 70 to 80 wt %.
- the second glass frit functions as a sintering aid of the metal contained in the third conductive material and functions to secure the bondability with the undercoat layers 142 , 162 .
- the composition of the second glass frit is not particularly limited, but the frit preferably contains glass frit of the same composition as the first glass frit contained in the undercoat layer paste, more preferably is comprised of a glass frit of the same composition as the first glass frit.
- This glass frit is preferably a strontium borosilicate-based glass.
- the average particle size of the second glass frit is preferably 0.01 to 30 ⁇ m. If the average particle size is smaller than 0.01 ⁇ m, the sintering of the third conductive material becomes uneven and tends to result in cracks in the outer layers 146 , 166 , while if the average particle size is larger than 30 ⁇ m, the dispersion of the glass becomes poor and the bondability with the undercoat layers 142 , 162 tends to decline.
- the content of the second glass frit in the outer layer paste is preferably 5 to 15 wt %. If the content of the second glass frit is too small, the bondability with the undercoat layers 142 , 162 cannot be secured and the mounting strength becomes smaller. If the content of the second glass frit becomes too large, a large amount of the glass floats up to the surface of the external electrodes 14 , 16 and easily deposits on other chips.
- the organic vehicle contained in the outer layer paste may be one of those listed above.
- the content of the organic vehicle in the pastes is not particularly limited.
- the normal content for example, is about 1 to 5 wt % of binder and 10 to 50 wt % of a solvent.
- the pastes may further contain, in accordance with need, additives selected from various types of dispersants, plasticizers, dielectrics, and insulators. The total content of these is preferably not more than 10 wt %.
- the dielectric layer paste and the internal electrode layer paste are successively printed on a polyethylene terephthalate (PET) or other substrate.
- PET polyethylene terephthalate
- the dielectric layer paste is successively printed so that alternate ends are exposed to the outside from the ends of the dielectric layer paste.
- the result is cut into a predetermined shape, then the pastes are peeled off from the substrate to form a green chip.
- the dielectric layer paste is used to form a green sheet, the internal electrode layer paste is printed on top of the green sheet, then these are stacked, then cut to a predetermined shape to form a green chip.
- the green chip is processed to remove the binder before sintering (firing or annealing) to thereby prepare the sintered chip of the capacitor device body 12 .
- the processing for removing the binder before the sintering may be performed under ordinary conditions. If the internal electrode layers 8 , 10 contain a base metal, the processing is preferably performed under the following conditions:
- Rate of temperature rise 5 to 300° C/hour, particularly 10 to 100° C./hour
- Holding temperature 200 to 400° C., particularly 250 to 300° C.
- Temperature holding time 0.5 to 24 hours, particularly 5 to 20 hours
- Atmosphere air
- the atmosphere when firing the green chip when the internal electrode layer paste includes a base metal is preferably mainly comprised of N 2 , includes 1 to 10 vol % of H 2 , and is wet by steam pressure at 10 to 35° C. to form a H 2 O gas.
- the oxygen partial pressure is preferably made 10 ⁇ 8 to 10 ⁇ 3 atmospheres. If the oxygen partial pressure is less than this range, the base metal included in the internal electrode layers 8 , 10 becomes abnormally sintered and ends up breaking in the middle. If the oxygen partial pressure is over this range, the internal electrode layers 8 , 10 end up being oxidized.
- the holding temperature at the time of firing is 1100 to 1400° C., more preferably 1200 to 1300° C. If the holding temperature is less than this range, the densification becomes insufficient, while if over this range, the internal electrode layers 8, 10 break in the middle.
- the temperature holding time at the time of firing is preferably 0.5 to 8 hours, more preferably 1 to 3 hours.
- the fired sintered body is preferably annealed.
- the annealing is for reoxidizing the dielectric layers 4 , 6 . This enables the insulation resistance accelerated lifetime of the obtained capacitor 2 to be remarkably increased.
- the oxygen partial pressure in the annealing atmosphere is preferably at least 10 ⁇ 3 Pa, more preferably 10 ⁇ 3 to 10 ⁇ 1 Pa. If the oxygen partial pressure is less than the above range, reoxidation of the dielectric layers 4 , 6 is difficult, while if over the above range, the internal electrode layers 8 , 10 tend to be oxidized.
- the processing for removing the binder, firing, and annealing to wet the N 2 , H 2 , or mixed gas, it is possible to use for example a wetter.
- the water temperature in this case is preferably 5 to 75° C.
- the processing for removing the binder, firing, and annealing may be performed consecutively or independently. When performing these consecutively, preferably, after processing to remove the binder, the atmosphere is changed without cooling and the processing performed independently.
- the atmosphere is changed without cooling, then the temperature is raised to the holding temperature for firing, the firing performed, then the chip is cooled, the atmosphere is changed when the holding temperature of the annealing is reached, and then annealing is performed.
- the temperature is raised to the predetermined holding temperature, held there for a predetermined time, then lowered to room temperature.
- the atmosphere for the processing for removing the binder is made the same as the case of consecutive processing. Further, it is possible to perform the processing for removing the binder and the firing consecutively and perform only the annealing independently. Further, it is possible to perform only the processing for removing the binder independently and perform the firing and annealing consecutively.
- the undercoat layer paste is coated and dried on the two ends of the sintered chip (device body 12 ) to form the pre-baking undercoat layers.
- the amount of the undercoat layer paste coated is not particularly limited and may be suitably adjusted according to the size of the sintered chip to be coated. Normally, it is coated to give a thickness of about 5 to 100 ⁇ m.
- the outer layer paste is coated and dried on the outer surface of the pre-baking undercoat layer to form the pre-baking outer layers.
- the amount of the outer layer paste coated may be suitably selected. It is sufficient to coat it to give a thickness of about 50 to 250 ⁇ m.
- the method of coating the undercoat layer paste and the outer layer paste is not particularly limited, but the dip method etc. may be used.
- the undercoat layer paste and the outer layer paste are preferably dried at around 150° C. for about 10 minutes.
- processing is performed to remove the binder contained in the pre-baking undercoat layers and the pre-baking outer layers.
- the conditions for the processing to remove the binder are not particularly limited, but normally the processing is performed at about 300 to 600° C. for about 1 to 60 minutes in the air.
- the base metal is oxidized, so reduction for reducing the oxidized base metal is preferably performed.
- the reduction is not particularly limited, but is preferably performed at 250 to 600° C. for 0.1 to 60 minutes in a mixed atmosphere of N 2 and H 2 .
- Atmosphere An N 2 neutral atmosphere or reducing atmosphere of a mixed gas of N 2 and H 2 etc., preferably a reducing atmosphere
- Holding temperature Preferably over 600° C. to less than 800° C., more preferably 650° C. to 750° C.
- the undercoat layers 142 , 162 and the outer layers 146 , 166 are formed on the two end faces of the sintered chip (device body 12 ) and intermediate layers 144 , 164 containing a second conductive material mainly comprised of a copper-palladium based alloy are formed between the undercoat layers 142 , 162 and the outer layers 146 , 166 .
- a multi-layer ceramic chip capacitor 2 was illustrated as the multi-layer ceramic electronic device, but the multi-layer ceramic electronic device according to the present invention is not limited to a multi-layer ceramic chip capacitor and may be any electronic device having a device body comprised of alternately arranged dielectric layers and internal electrode layers and external electrodes of the above structure formed on the outer surface of the device body.
- the undercoat layer paste Cu powder (average particle size: 1 ⁇ m), a strontium borosilicate-based glass frit (average particle size: 1 ⁇ m), and an organic vehicle (organic binder: acrylic resin, organic solvent: terpineol) were prepared.
- the Cu powder, strontium borosilicate-based glass frit, and organic vehicle were mixed in predetermined amounts, then mixed by a kneader for 1 hour, then kneaded by a triple roll to obtain an undercoat layer paste.
- the amount of the glass frit added was adjusted to 7 parts by weight with respect to 100 parts by weight of Cu powder.
- the organic vehicle was comprised of 6 parts by weight of organic binder and 20 parts by weight of organic solvent.
- the content of the organic vehicle in the undercoat layer paste was made 21 wt %.
- an Ag powder containing Pd (Ag content: 66 wt %, Pd content: 4 wt %, average particle size: 1 ⁇ m), strontium borosilicate-based glass frit (average particle size: 1 ⁇ m), and an organic vehicle (organic binder: acrylic resin, organic solvent: terpineol) were prepared. These were used to obtain an outer layer paste in the same way as the undercoat layer paste.
- BaCO 3 (average particle size: 2.0 ⁇ m) and TiO 2 (average particle size: 2.0 ⁇ m) were prepared.
- the atomic ratio of Ba/Ti was 1.00.
- additives for the BaTiO 3 0.2 wt of MnCO 3 , 0.2 wt % of MgCo 3 , 2.1 wt % of Y 2 O 3 , and 2.2 wt % of (Ba,Ca)SiO 3 were prepared.
- the various powders were mixed by a underwater ball mill and dried. The obtained mixed powder was calcined at 1250° C. for 2 hours.
- an Ni powder (average particle size of 0.8 ⁇ m) was prepared. Ethyl cellulose was added to this as an organic binder, and terpineol as an organic solvent. A triple roll was used to knead the mixture to obtain an internal electrode layer paste.
- a plurality of dielectric green sheets were stacked to obtain a predetermined thickness, then the screen printing method was used to print the internal electrode layer paste on them so that the ends were alternately exposed outside from the ends of the dielectric layer green sheets.
- Nine of these green sheets were stacked and hot pressed.
- the sintered chip was cut to a length of 3.2 mm, a width of 1.6 mm, and a thickness of 1.0 mm (C3216 type) to obtain a green chip.
- the obtained green chip was fired by holding it in a wet N 2 +H 2 (H 2 : 3 vol %) atmosphere at 1300° C. for 3 hours, then was held in an atmosphere of an oxygen partial pressure 10 ⁇ 2 Pa at 1000° C. for 2 hours to obtain a chip sintered body.
- the outer layer paste was coated by the Paloma method on the outer surface of the pre-baking undercoat layers and dried at 150° C. for 10 minutes to form the pre-baking outer layers.
- the pre-baking undercoat layers and the pre-baking outer layers were heated at 400° C. for 30 minutes in the air to remove the binder.
- Example 1 The same procedure was followed as in Example 1 to obtain a capacitor sample except for performing the baking of the external electrodes at 700° C.
- Example 1 The same procedure was followed as in Example 1 to obtain a capacitor sample except for performing the baking of the external electrodes at 750° C.
- Example 1 The same procedure was followed as in Example 1 to obtain a capacitor sample except for performing the baking of the external electrodes at 600° C.
- Example 1 The same procedure was followed as in Example 1 to obtain a capacitor sample except for performing the baking of the external electrodes at 800° C.
- the creation of the intermediate layer including the Cu-Pd alloy was dependent on the baking temperature of the external electrodes and the baking temperature should be over 600° C. to less than 800° C.
- Examples 1 to 3 were corroborated. The same procedure was followed as in Example 1 to obtain capacitor samples except for baking the external electrodes at 695° C. The external electrodes of the obtained capacitor sample were ground. Backscattered electron images of the obtained ground faces are shown in FIG. 2A to FIG. 2C. Further, EPMA results of the obtained capacitor samples are shown in FIG. 3A to FIG. 3C.
- Example 1 The same procedure was followed as in Example 1 to obtain a capacitor sample except for forming an outer layers and Sn plating layer at the two ends of the sintered body without providing an undercoat layer.
- Example 2 The same procedure was followed as in Example 1 to obtain a capacitor sample except for forming only an outer layer at the two ends of the sintered body.
- Example 1 The same procedure was followed as in Example 1 to obtain a capacitor sample except for baking the external electrodes at 745° C.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Fixed Capacitors And Capacitor Manufacturing Machines (AREA)
- Ceramic Capacitors (AREA)
Abstract
A multi-layer ceramic electronic device comprising a device body comprised of alternately arranged dielectric layers and internal electrode layers and external electrodes formed on an outer surface of the device body, wherein the external electrodes have an undercoat layer directly formed on the outer surface of the device body so as to be electrically connected with at least part of the internal electrode layers, an intermediate layer formed on the outer surface of the undercoat layer, and an outer layer formed on the outer surface of the intermediate layer; the undercoat layer includes a first conductive material mainly comprised of copper and a first glass ingredient; the intermediate layer includes a second conductive material mainly comprised of a copper-palladium-based alloy; and the outer layer includes a third conductive material mainly comprised of silver and further containing palladium and a second glass ingredient.
Description
- 1. Field of the Invention
- The present invention relates to a multi-layer ceramic chip capacitor or other multi-layer ceramic electronic device and a method for production of the same.
- 2. Description of the Related Art
- A multi-layer ceramic chip capacitor, one example of a multi-layer ceramic electronic device, has a capacitor device body comprised of alternately stacked dielectric layers and internal electrode layers. A pair of external electrodes conductive with the alternately stacked internal electrodes inside the capacitor device body is formed at the two ends of the capacitor device body.
- In general, a solder containing lead (Pb) is used for fixing and mounting a multi-layer ceramic capacitor on a circuit board. Therefore, a tin (Sn) or Sn/Pb plating is formed on the outermost layer of the external electrodes to improve the bonding strength of the capacitor and solder wettability.
- When considering the effect of lead on the environment, however, it is preferable to fix and mount the capacitor on the circuit board without using a solder containing lead (lead-free mounting). Fixing and mounting using a conductive adhesive is therefore being studied.
- If a conductive adhesive is used for mounting a conventional multi-layer ceramic chip capacitor to a circuit board, however, the following inconveniences occur.
- First, the Sn or Sn/Pb plating formed on the outermost layer of the external electrodes oxidizes faster in a high temperature, high humidity environment. If the plating at the outermost layer of the external electrodes oxidizes, the connection resistance (ESR) becomes higher and, in the functions of the capacitor, the dielectric loss (tanδ) becomes greater and inconveniences occur in the electrical circuit.
- Second, with repeated heat cycles, microcracks occur between the conductive adhesive and the external electrodes. If microcracks occur between the conductive adhesive and external electrodes, the bonding strength of the capacitor and circuit board may degrade, the capacitor may stop functioning on the electrical circuit, and the capacitor may even fall off the circuit board.
- An object of the present invention is to provide a multi-layer ceramic chip capacitor or other multi-layer ceramic electronic device having external electrodes not very liable to oxidize even if mounting the device on a circuit board using a conductive adhesive and resistant to formation of cracks with the conductive adhesive even if subjected to repeated heat cycles and a method for producing the same.
- To achieve the above object, according to a first aspect of the present invention, there is provided a multi-layer ceramic electronic device comprising a device body comprised of alternately arranged dielectric layers and internal electrode layers and external electrodes formed on an outer surface of the device body, outer layers of the external electrodes comprised of a conductive material mainly comprised of silver and further including palladium (corresponding to later explained third conductive material) and glass ingredient (corresponding to later explained second glass ingredient).
- Preferably, each of the external electrodes have an undercoat layer directly formed on the outer surface of the device body so as to be electrically connected with at least part of the internal electrode layers, an intermediate layer formed on an outer surface of the undercoat layer, and the outer layer formed on an outer surface of the intermediate layer; the undercoat layer includes a first conductive material mainly comprised of copper and a first glass ingredient; the intermediate layer includes a second conductive material mainly comprised of a copper-palladium-based alloy; and the outer layer includes a third conductive material mainly comprised of silver and further containing palladium and a second glass ingredient.
- Preferably, the second glass ingredient includes a glass ingredient of the same composition as the first glass ingredient.
- Preferably, the first glass ingredient includes a strontium borosilicate-based glass.
- Preferably, the internal electrode layer includes a base metal.
- Preferably, the undercoat layers are formed on only two end faces of the device body.
- To achieve the above object, according to a second aspect of the present invention, there is provided a method of producing a multi-layer ceramic electronic device comprising the steps of coating on an outer surface of a device body comprised of alternately arranged dielectric layers and internal electrode layers an undercoat layer paste including a first conductive material mainly comprised of copper and a first glass ingredient so as to be electrically connected with at least part of the internal electrode layers to thereby form a pre-baking undercoat layer; coating on an outer surface of said pre-baking undercoat layer an outer layer paste including a third conductive material mainly comprised of silver and further including palladium and a second glass ingredient to thereby form a pre-baking outer layer; and co-baking said pre-baking undercoat layer and said pre-baking outer layer at a temperature of over 600° C. and less than 800° C. to form an undercoat layer and outer layer and form between the undercoat layer and outer layer an intermediate layer including a second conductive material mainly comprised of a copper-palladium-based alloy.
- Preferably, the second glass ingredient includes a glass ingredient of the same composition as the first glass ingredient.
- Preferably, the undercoat layer paste is coated to form the pre-baking undercoat layer on only two end faces of the device body.
- That is, the multi-layer ceramic electronic device according to the present invention has external electrodes formed on the outer surface of a device body comprised of alternately arranged dielectric layers and internal electrode layers, and the outer layer of the external electrodes is formed of a specific material.
- Therefore, even if the multi-layer ceramic electronic device of the present invention is mounted on a circuit board using a conductive adhesive not containing lead (Pb) under a high temperature, high humidity environment, there is little liability of the outermost layer of the external electrodes being oxidized. Further, even with repeated heat cycles, there is resistance to formation of microcracks between the external electrodes and the conductive adhesive.
- As a result, if using the multi-layer ceramic electronic device according to the present invention, it is possible to suppress the connection resistance (ESR), reduce the dielectric loss (tanδ), and maintain a high bonding strength to the circuit board, so it is possible to reliably prevent inconveniences on the electrical circuit, detachment from the circuit board, and other matters and to improve the reliability.
- In the present invention, by giving the external electrodes an undercoat layer formed directly on the outer surface of the device body and including in the undercoat layer a first conductive material mainly comprised of copper having a good wettability with the base metal included in the internal electrode layers, it is possible to maintain a good bonding strength between the undercoat layer and the internal electrode layers.
- In the present invention, by giving the external electrodes an intermediate layer formed on the outer surface of the undercoat layer and including in the intermediate layer a second conductive material mainly comprised of a silver-palladium-based alloy, it is possible to maintain a good bonding strength at the interface between the undercoat layer and a later explained outer layer.
- In the present invention, by giving the external electrodes an outer layer formed on the outer surface of the intermediate layer and including in the outer layer a third conductive material mainly comprised of silver, even if mounting the device on a circuit board using a conductive adhesive not containing lead (Pb), there is little liability of the outer layer being oxidized and there is little liability of the interface between the internal electrode layers and the external electrodes being oxidized at the time of baking the external electrodes to the device body.
- In the present invention, by including in the second glass ingredient contained in the outer layer a glass ingredient of the same composition as the first glass ingredient contained in the undercoat layer (preferably strontium borosilicate-based glass), it is possible to form all of the external electrodes formed on the outer surface of the device body as a dense bonded layer.
- In the method of producing a multi-layer ceramic electronic device according to the present invention, a pre-baking undercoat layer and pre-baking outer layer formed on the outer surface of a device body comprised of alternately arranged dielectric layers and internal electrode layers are baked at a specific temperature. Due to this, an undercoat layer and outer layer are formed and a specific intermediate layer is created between the undercoat layer and outer layer. When mounting the multi-layer ceramic electronic device obtained in this way on a circuit board using a conductive adhesive not containing lead (Pb) under a high temperature, high humidity environment, the outer layer is not very liable to be oxidized and there is resistance to formation of microcracks between the outer layer and the conductive adhesive even with repeated heat cycles. Therefore, according to the method of the present invention, it is possible to produce a multi-layer ceramic electronic device improved in reliability. Further, in the method of the present invention, by not performing electroplating and by co-baking the pre-baking undercoat layer and pre-baking outer layer rather than performing them separately, the production process is simplified, so it is possible to produce a multi-layer ceramic electronic device improved in reliability.
- In the method of the present invention, by coating an undercoat layer paste to form the pre-baking undercoat layers on only the two end faces of the device body, it is possible to suppress the increase of thickness around the peripheral side edges of the device body even if thickness of the external electrodes formed by the later baking increases, so it is possible to accurately obtain the dimensions of the external electrodes.
- The multi-layer ceramic electronic device is not particularly limited, but may be for example a multi-layer ceramic chip capacitor, piezoelectric element, chip inductor, chip varistor, chip thermistor, chip resistor, other surface mounted (SMD) chip type electronic device etc.
- The present disclosure relates to subject matter contained in Japanese Patent Application No. 2000-124132 (filed on Apr. 25, 2000), the disclosure of which is expressly incorporated herein by reference in its entirety.
- These and other objects and features of the present invention will be more apparent from the following description given with reference to the accompanying drawings, wherein:
- FIG. 1 is a sectional view schematically showing a multi-layer ceramic chip capacitor according to an embodiment of the present invention;
- FIG. 2A is a micrograph showing a BEI (Backscattered Electron Image) of a polished surface obtained by polishing an external electrode of a capacitor sample according to Example 4;
- FIG. 2B is a micrograph showing the BEI of FIG. 2A enlarged from FIG. 2A;
- FIG. 2C is a micrograph showing the BEI of FIG. 2A enlarged further from FIG. 2B;
- FIG. 3A is a micrograph showing a BEI of a polished surface obtained by polishing an external electrode of a capacitor sample according to Example 4 in the state of mutual diffusion of the internal electrode layers and the undercoat layer;
- FIG. 3B is a micrograph showing a BEI of a polished surface obtained by polishing an external electrode of a capacitor sample according to Example 4 in the state of dispersion of glass frit;
- FIG. 3C is a micrograph showing a BEI of a polished surface obtained by polishing an external electrode of a capacitor sample according to Example 4 in the state of dispersion of a Pb ingredient;
- FIG. 4 is a graph of the results of a heat cycle test conducted using capacitor samples of Example 1, Comparative Example 3, and Comparative Example 4;
- FIG. 5 is a graph of the results of a tensile strength test between a capacitor device body and external electrodes in the soldered state conducted using capacitor samples of Example 4, Example 5, and Comparative Example 4; and
- FIG. 6 is a graph of the results of evaluation of ion migration conducted using capacitor samples of Example 6, Example 7, Example 8, and Comparative Example 5.
- The preferred embodiments of the present invention will be explained in detail next with reference to the attached drawings.
- In the embodiments, the explanation will be made with reference to the example of the multi-layer
ceramic chip capacitor 2 shown in FIG. 1. - As shown in FIG. 1, the multi-layer
ceramic chip capacitor 2 according to an embodiment of the present invention has acapacitor device body 12 comprised of alternately arrangeddielectric layers internal electrode layers external electrodes internal electrode layers capacitor device body 12 are formed at the two ends of thecapacitor device body 12. The shape of thecapacitor device body 12 is not particularly limited, but normally is made a parallelopiped. Further, the dimensions of thecapacitor device body 12 are not particularly limited and may be made dimensions suitable for the application, but normally are a length of 0.6 to 5.6 mm, preferably 0.6 to 3.2 mm, a width of 0.3 to 5.0 mm, preferably 0.3 to 1.6 mm, and a thickness of 0.3 to 1.9 mm, preferably 0.3 to 1.6 mm. - The
internal electrode layers capacitor device body 12. The pair ofexternal electrodes capacitor device body 12 and are connected to the exposed ends of the alternately arrangedinternal electrode layers - The dielectric layers4, 6 may be comprised of a dielectric ceramic such as a lead-based perovskite, barium titanate, strontium titanate, or calcium titanate, but is not particularly limited in the present invention. The thickness of the
dielectric layers dielectric layers - The
internal electrode layers internal electrode layers capacitor device body 12 or the number of layers stacked. The base metal is preferably at least one metal selected from copper (Cu), nickel (Ni), copper alloy, and nickel alloy, more preferably nickel or nickel alloy. The nickel alloy preferably is an alloy of nickel with at least one element selected from manganese (Mn), chromium (Cr), cobalt (Co), and aluminum (Al). The content of nickel in the nickel alloy is preferably at least 95 wt %. Note that the nickel or nickel alloy may also include up to about 0.1 wt % of various trace ingredients such as phosphorus (P), Iron (Fe), and magnesium (Mg). The thickness of theinternal electrode layers - The
external electrodes internal electrode layers intermediate layers outer layers intermediate layers - The undercoat layers142, 162 include a first conductive material and a first glass ingredient.
- The first conductive material is mainly comprised of copper (Cu) and may further include at least one element selected from nickel (Ni), silver (Ag), and palladium (Pd). The first conductive material may also include various trace ingredients such as gold (Au), platinum (Pt) and zinc (Zn). The content of copper in the first conductive material of the undercoat layers142, 162 is preferably 85 to 100 wt %.
- The first glass ingredient is not particularly limited, but preferably is comprised of a strontium borosilicate-based glass. In the strontium borosilicate-based glass, part of the strontium (Sr) may be substituted by barium (Ba). The first glass ingredient may also include aluminum (Al), zinc (Zn), etc. The ratio by weight of the first glass ingredient with respect to the first conductive material (first glass ingredient/first conductive material) is preferably 2/98 to 15/85.
- The thickness of the undercoat layers142, 162 is not particularly limited, but is preferably 1 to 50 μm.
- The
intermediate layers intermediate layers - The thickness of the
intermediate layers - The
outer layers - The third conductive material is mainly comprised of silver (Ag), contains palladium (Pd), and may further include at least one of copper (Cu) and gold (Au). The third conductive material may also include various trace ingredients such as nickel (Ni) and zinc (Zn). The content of silver in the
outer layers outer layers - The second glass ingredient is not particularly limited, but preferably includes a glass ingredient of the same composition as the first glass ingredient contained in the undercoat layers142, 162, more preferably is comprised of a glass ingredient of the same composition as the first glass ingredient. The glass ingredient is preferably a strontium borosilicate-based glass. The ratio by weight of the second glass ingredient with respect to the third conductive material in the
outer layers 146, 166 (second glass ingredient/third conductive material) is preferably 2/98 to 15/85. - The thickness of the
outer layers - The multi-layer
ceramic chip capacitor 2 according to the present embodiment includesexternal electrodes device body 12 comprised of the alternately arrangeddielectric layers internal electrode layers external electrodes internal electrode layers intermediate layers outer layers intermediate layers - Therefore, even if the multi-layer
ceramic chip capacitor 2 according to the present embodiment is mounted on a circuit board using a conductive adhesive not containing lead (Pb) under a high temperature, high humidity environment, there is little liability of theouter layers external electrodes - As a result, if using the multi-layer
ceramic chip capacitor 2 according to the present embodiment, it is possible to suppress the connection resistance (ESR), reduce the dielectric loss (tanδ), and maintain a high bonding strength to the circuit board, so it is possible to reliably prevent inconveniences on the electrical circuit, detachment from the circuit board, and other matters and to improve the reliability. - Next, an example of the method of producing a multi-layer
ceramic chip capacitor 2 according to the present embodiment will be explained. - (1) First, the dielectric layer paste, internal electrode layer paste, external electrode pastes (undercoat layer paste and outer layer paste) are prepared.
- The dielectric layer paste is produced by kneading a dielectric material and organic vehicle.
- For the dielectric material, use is made of a powder of a composition of the
dielectric layers - The method of producing the dielectric material is not particularly limited. For example, when using barium titanate, it is possible to use the method of mixing a subcomponent material in hydrothermally synthesized BaTiO3. Further, it is possible to use the method of dry synthesis comprising calcining a mixture of BaCO3, TiO2, and the subcomponent material to cause a solid phase reaction. Further, it is also possible to calcine a mixture of a precipitate obtained by the coprecipitation method, sol gel method, alkali hydrolysis method, precipitation mixing method, etc. and the subcomponent ingredients. Note that for the subcomponent, use may be made of at least one of oxides or various compounds forming oxides upon firing, for example, carbonates, oxalates, hydroxides, organic metal compounds, etc. The average particle size of the dielectric material may be determined in accordance with the average crystal particle size of the targeted dielectric layers, but normally use is made of a powder of an average particle size of 0.3 to 1.0 μm or so.
- The organic vehicle is comprised of a binder dissolved in an organic solvent. The binder used in the organic vehicle is not particularly limited and may be suitably selected from ethyl cellulose and other various usual binders. Further, the organic solvent used is also not particularly limited and may be suitably selected from various organic solvents such as terpineol, butyl carbitol, acetone, and toluene in accordance with the printing method, sheet method, or other method used. The amount of coating of the dielectric layer paste may be suitably adjusted so that the thicknesses of the
dielectric layers - The internal electrode layer paste is preferably prepared by kneading at least a base metal and the above organic vehicle. As the base metal, one of the above may be used. By using components of the
dielectric layers internal electrode layers - The undercoat layer paste is prepared from at least a first conductive material mainly comprised of copper, a first glass frit, and an organic vehicle.
- The average particle size of the first conductive material is preferably 0.1 to 10 μm. If the average particle size is smaller than 0.1 μm, there is excessive agglomeration of the particles and cracks tend to occur in the undercoat layers142, 162 at the time of coating the paste, drying, or baking. If the average particle size is larger than 10 μm, the dispersion of the particles becomes uneven and formation of a paste becomes difficult. Further, variations occur in the sintering of the conductive material and as a result variations may occur in the mounting strength.
- The content of the first conductive material in the undercoat layer paste is preferably 70 to 80 wt %.
- The first glass frit functions as a sintering aid of the metal included in the first conductive material and functions to secure the bondability with the
capacitor device body 12. - The composition of the first glass frit is not particularly limited so long as the frit functions as a glass after firing, but preferably use is made of strontium borosilicate-based glass.
- The average particle size of the first glass frit is preferably about 0.01 to 30 μm. If the average particle size is smaller than 0.01 μm, the sintering of the first conductive material becomes uneven. This tends to become a factor behind occurrence of cracks in the undercoat layers142, 162. If the average particle size is larger than 30 μm, the dispersion of the glass becomes poor and the bondability with the
capacitor device body 12 tends to fall. - The content of the first glass frit in the undercoat layer paste is preferably 5 to 15 wt %. If the content of the first glass frit is too small, the bondability with the
capacitor device body 12 cannot be secured and the mounting strength becomes smaller. - As the organic vehicle contained in the undercoat layer paste, one mentioned above may be used.
- The outer layer paste is prepared from at least a third conductive material mainly comprised of silver and including palladium, a second glass frit, and an organic vehicle.
- The average particle size of the third conductive material is preferably about 0.1 to 10 μm. If the average particle size is less than 0.1 μm, there is excess agglomeration of the particles and cracks tend to occur in the
outer layers - The content of the third conductive material in the outer layer paste is preferably 70 to 80 wt %.
- The second glass frit functions as a sintering aid of the metal contained in the third conductive material and functions to secure the bondability with the undercoat layers142, 162.
- The composition of the second glass frit is not particularly limited, but the frit preferably contains glass frit of the same composition as the first glass frit contained in the undercoat layer paste, more preferably is comprised of a glass frit of the same composition as the first glass frit. This glass frit is preferably a strontium borosilicate-based glass.
- The average particle size of the second glass frit is preferably 0.01 to 30 μm. If the average particle size is smaller than 0.01 μm, the sintering of the third conductive material becomes uneven and tends to result in cracks in the
outer layers - The content of the second glass frit in the outer layer paste is preferably 5 to 15 wt %. If the content of the second glass frit is too small, the bondability with the undercoat layers142, 162 cannot be secured and the mounting strength becomes smaller. If the content of the second glass frit becomes too large, a large amount of the glass floats up to the surface of the
external electrodes - The organic vehicle contained in the outer layer paste may be one of those listed above.
- Note that the content of the organic vehicle in the pastes is not particularly limited. The normal content, for example, is about 1 to 5 wt % of binder and 10 to 50 wt % of a solvent. Further, the pastes may further contain, in accordance with need, additives selected from various types of dispersants, plasticizers, dielectrics, and insulators. The total content of these is preferably not more than 10 wt %.
- To produce the undercoat layer paste and the outer layer paste, it is sufficient to prepare predetermined amounts of the conductive material, glass frit, and organic vehicle, knead them for about one hour by a kneader, and then knead them by a triple roll.
- (2) Next, a stacked body (green chip) of the dielectric layer paste and internal electrode paste is prepared.
- When using a printing method, the dielectric layer paste and the internal electrode layer paste are successively printed on a polyethylene terephthalate (PET) or other substrate. At this time, the dielectric layer paste is successively printed so that alternate ends are exposed to the outside from the ends of the dielectric layer paste. Next, the result is cut into a predetermined shape, then the pastes are peeled off from the substrate to form a green chip.
- As opposed to this, when using a sheet method, the dielectric layer paste is used to form a green sheet, the internal electrode layer paste is printed on top of the green sheet, then these are stacked, then cut to a predetermined shape to form a green chip.
- (3) Next, the green chip is processed to remove the binder before sintering (firing or annealing) to thereby prepare the sintered chip of the
capacitor device body 12. - The processing for removing the binder before the sintering may be performed under ordinary conditions. If the
internal electrode layers - Rate of temperature rise: 5 to 300° C/hour, particularly 10 to 100° C./hour
- Holding temperature: 200 to 400° C., particularly 250 to 300° C.
- Temperature holding time: 0.5 to 24 hours, particularly 5 to 20 hours
- Atmosphere: air
- The atmosphere when firing the green chip when the internal electrode layer paste includes a base metal is preferably mainly comprised of N2, includes 1 to 10 vol % of H2, and is wet by steam pressure at 10 to 35° C. to form a H2O gas.
- The oxygen partial pressure is preferably made 10−8 to 10−3 atmospheres. If the oxygen partial pressure is less than this range, the base metal included in the
internal electrode layers internal electrode layers - The holding temperature at the time of firing is 1100 to 1400° C., more preferably 1200 to 1300° C. If the holding temperature is less than this range, the densification becomes insufficient, while if over this range, the
internal electrode layers - When firing the green chip in a reducing atmosphere, the fired sintered body is preferably annealed. The annealing is for reoxidizing the
dielectric layers capacitor 2 to be remarkably increased. - The oxygen partial pressure in the annealing atmosphere is preferably at least 10−3 Pa, more preferably 10−3 to 10−1 Pa. If the oxygen partial pressure is less than the above range, reoxidation of the
dielectric layers internal electrode layers - The holding temperature at the time of annealing is preferably not more than 1100° C., more preferably 500 to 1000° C. If the holding temperature is less than the above range, the oxidation of the
dielectric layers internal electrode layers dielectric layers - Note that in the processing for removing the binder, firing, and annealing, to wet the N2, H2, or mixed gas, it is possible to use for example a wetter. The water temperature in this case is preferably 5 to 75° C. The processing for removing the binder, firing, and annealing may be performed consecutively or independently. When performing these consecutively, preferably, after processing to remove the binder, the atmosphere is changed without cooling and the processing performed independently.
- When performing these consecutively, preferably, after processing to remove the binder, the atmosphere is changed without cooling, then the temperature is raised to the holding temperature for firing, the firing performed, then the chip is cooled, the atmosphere is changed when the holding temperature of the annealing is reached, and then annealing is performed. On the other hand, when performing these independently, at the processing to remove the binder, preferably the temperature is raised to the predetermined holding temperature, held there for a predetermined time, then lowered to room temperature. The atmosphere for the processing for removing the binder is made the same as the case of consecutive processing. Further, it is possible to perform the processing for removing the binder and the firing consecutively and perform only the annealing independently. Further, it is possible to perform only the processing for removing the binder independently and perform the firing and annealing consecutively.
- (4) Next, the undercoat layer paste is coated and dried on the two ends of the sintered chip (device body12) to form the pre-baking undercoat layers. In this case, it is preferable to coat an undercoat layer paste on only the two end faces where the ends of the
internal electrode layers - Next, the outer layer paste is coated and dried on the outer surface of the pre-baking undercoat layer to form the pre-baking outer layers. The amount of the outer layer paste coated may be suitably selected. It is sufficient to coat it to give a thickness of about 50 to 250 μm.
- The method of coating the undercoat layer paste and the outer layer paste is not particularly limited, but the dip method etc. may be used. The undercoat layer paste and the outer layer paste are preferably dried at around 150° C. for about 10 minutes.
- (5) Next, processing is performed to remove the binder contained in the pre-baking undercoat layers and the pre-baking outer layers. The conditions for the processing to remove the binder are not particularly limited, but normally the processing is performed at about 300 to 600° C. for about 1 to 60 minutes in the air. During the processing to remove the binder, when the
internal electrode layers - (6) Next, the pre-baking undercoat layers and the pre-baking outer layers are co-baked (simultaneously baked) to the sintered chip under the following conditions:
- Atmosphere: An N2 neutral atmosphere or reducing atmosphere of a mixed gas of N2 and H2 etc., preferably a reducing atmosphere
- Holding temperature: Preferably over 600° C. to less than 800° C., more preferably 650° C. to 750° C.
- Holding time: Preferably 0.1 to 60 minutes, more preferably 0.5 to 10 minutes
- Due to this simultaneous baking, in the present embodiment, the undercoat layers142, 162 and the
outer layers intermediate layers outer layers - As a result of the above steps, a multi-layer
ceramic chip capacitor 2 of the configuration shown in FIG. 1 is obtained. - In the method of producing a multi-layer
ceramic chip capacitor 2 according to the present embodiment, by baking the pre-baking undercoat layers and pre-baking outer layers formed on the two ends of thecapacitor device body 12 comprised of the alternately arrangeddielectric layers internal electrode layers ceramic chip capacitor 2 with improved reliability is produced. - Further, in the present embodiment, since no electroplating is performed and since the pre-baking undercoat layers and pre-baking outer layers are simultaneously baked, the production process is simplified and a multi-layer
ceramic chip capacitor 2 improved in reliability can be produced at a low cost. - Further, by coating the undercoat layer paste and forming the pre-baking undercoat layer at only the two end faces of the sintered chip (capacitor device body12), it is possible to suppress the increase in thickness around the peripheral edges of the
device body 12 even if the thicknesses of theexternal electrodes external electrodes - Above, the explanation was made of an embodiment of the present invention, but the present invention is not limited to this embodiment and may of course be worked in various ways within the scope of the gist of the invention.
- For example, in the above embodiment, a multi-layer
ceramic chip capacitor 2 was illustrated as the multi-layer ceramic electronic device, but the multi-layer ceramic electronic device according to the present invention is not limited to a multi-layer ceramic chip capacitor and may be any electronic device having a device body comprised of alternately arranged dielectric layers and internal electrode layers and external electrodes of the above structure formed on the outer surface of the device body. - Next, the present invention will be described with reference to more detailed examples, but the present invention is not limited to these examples.
- First, to prepare the undercoat layer paste, Cu powder (average particle size: 1 μm), a strontium borosilicate-based glass frit (average particle size: 1 μm), and an organic vehicle (organic binder: acrylic resin, organic solvent: terpineol) were prepared. The Cu powder, strontium borosilicate-based glass frit, and organic vehicle were mixed in predetermined amounts, then mixed by a kneader for 1 hour, then kneaded by a triple roll to obtain an undercoat layer paste. Here, the amount of the glass frit added was adjusted to 7 parts by weight with respect to 100 parts by weight of Cu powder. The organic vehicle was comprised of 6 parts by weight of organic binder and 20 parts by weight of organic solvent. The content of the organic vehicle in the undercoat layer paste was made 21 wt %.
- Next, to prepare the outer layer paste, an Ag powder containing Pd (Ag content: 66 wt %, Pd content: 4 wt %, average particle size: 1 μm), strontium borosilicate-based glass frit (average particle size: 1 μm), and an organic vehicle (organic binder: acrylic resin, organic solvent: terpineol) were prepared. These were used to obtain an outer layer paste in the same way as the undercoat layer paste.
- Next, as the main ingredients of the dielectric layers, BaCO3 (average particle size: 2.0 μm) and TiO2 (average particle size: 2.0 μm) were prepared. The atomic ratio of Ba/Ti was 1.00. Further, in addition, as additives for the BaTiO3, 0.2 wt of MnCO3, 0.2 wt % of MgCo3, 2.1 wt % of Y2O3, and 2.2 wt % of (Ba,Ca)SiO3 were prepared. The various powders were mixed by a underwater ball mill and dried. The obtained mixed powder was calcined at 1250° C. for 2 hours. The calcined powder was pulverized by an underwater ball mill and dried. An acrylic resin was added to the obtained calcined powder as an organic binder and methylene chloride as an organic solvent. These were mixed to obtain a dielectric slurry. The obtained dielectric slurry was spread by the doctor blade method to form a dielectric green sheet.
- As the material comprising the internal electrode layers, an Ni powder (average particle size of 0.8 μm) was prepared. Ethyl cellulose was added to this as an organic binder, and terpineol as an organic solvent. A triple roll was used to knead the mixture to obtain an internal electrode layer paste.
- A plurality of dielectric green sheets were stacked to obtain a predetermined thickness, then the screen printing method was used to print the internal electrode layer paste on them so that the ends were alternately exposed outside from the ends of the dielectric layer green sheets. Nine of these green sheets were stacked and hot pressed. Next, the sintered chip was cut to a length of 3.2 mm, a width of 1.6 mm, and a thickness of 1.0 mm (C3216 type) to obtain a green chip.
- The obtained green chip was fired by holding it in a wet N2+H2 (H2: 3 vol %) atmosphere at 1300° C. for 3 hours, then was held in an atmosphere of an oxygen
partial pressure 10−2 Pa at 1000° C. for 2 hours to obtain a chip sintered body. - The undercoat layer paste was coated by the Paloma method on only the two ends of the obtained sintered body and dried at 150° C. for 10 minutes to form the pre-baking undercoat layers.
- Next, the outer layer paste was coated by the Paloma method on the outer surface of the pre-baking undercoat layers and dried at 150° C. for 10 minutes to form the pre-baking outer layers.
- Next, the pre-baking undercoat layers and the pre-baking outer layers were heated at 400° C. for 30 minutes in the air to remove the binder.
- Next, they were heated at 450° C. for 30 minutes for reduction.
- Next, the external electrodes were baked at 650° C. for 60 minutes in an N2 atmosphere and the undercoat layers and outer layers were simultaneously formed on the sintered body to thereby obtain a multi-layer ceramic capacitor sample.
- The same procedure was followed as in Example 1 to obtain a capacitor sample except for performing the baking of the external electrodes at 700° C.
- The same procedure was followed as in Example 1 to obtain a capacitor sample except for performing the baking of the external electrodes at 750° C.
- The same procedure was followed as in Example 1 to obtain a capacitor sample except for performing the baking of the external electrodes at 600° C.
- The same procedure was followed as in Example 1 to obtain a capacitor sample except for performing the baking of the external electrodes at 800° C.
- Using the capacitor samples obtained in Examples 1 to 3 and Comparative Examples 1 and 2, the interface between the undercoat layers and outer layers was examined by EPMA and the state of bonding of the undercoat layers and internal electrode layers and the state of bonding of the undercoat layers and the outer layers were evaluated. The results are shown in Table 1.
TABLE 1 Check of Presence of Presence of capacity for intermediate layer Baking intermediate bond between by EPMA for temp- layer between undercoat layer bond between erature undercoat layer and internal undercoat layer (° C.) and outer layer electrode layers and outer layer Comp. 600 None Poor No Ex. 1 Ex. 1 650 Yes Good Yes Ex. 2 700 Yes Good Yes Ex. 3 750 Yes Good Yes Comp. 800 Yes Poor Yes Ex. 2 - As shown in Table 1, in the capacitor samples obtained in Example 1, Example 2, Example 3, and Comparative Example 2 (baking temperature of external electrodes: 650° C. to 850° C.), an intermediate layer including Cu-Pd alloy was confirmed at the interface of the undercoat layer and outer layer. As opposed to this, in the capacitor sample of Comparative Example 1 (same: 600° C.), no intermediate layer including a Cu—Pd alloy could be confirmed at the interface of the undercoat layer and outer layer. The reason why no intermediate layer could be confirmed in the capacitor sample of Comparative Example 1 is not necessarily clear, but it is considered that with 600° C., the baking temperature was insufficient, so the undercoat layer and internal electrode layer could not sufficiently chemically bond.
- Further, regarding the state of bonding of the undercoat layer and the internal electrode layer, a check of the capacity of the capacitor sample of Comparative Example 1 (baking temperature of external electrodes: 600° C.) and the capacitor sample of Comparative Example 2 (same: 800° C.) found them to be unsuitable. The reason is not necessarily clear, but it is believed that with 600° C. and 800° C., the baking temperature is unsuitable, particular, at 800° C., the baking temperature is excessive, so the bonds between the undercoat layer and outer layer become too strong and consequently the bonds between the undercoat layer and internal electrode layers end up breaking.
- Due to the above, it could be confirmed that the creation of the intermediate layer including the Cu-Pd alloy was dependent on the baking temperature of the external electrodes and the baking temperature should be over 600° C. to less than 800° C.
- Examples 1 to 3 were corroborated. The same procedure was followed as in Example 1 to obtain capacitor samples except for baking the external electrodes at 695° C. The external electrodes of the obtained capacitor sample were ground. Backscattered electron images of the obtained ground faces are shown in FIG. 2A to FIG. 2C. Further, EPMA results of the obtained capacitor samples are shown in FIG. 3A to FIG. 3C.
- As shown in FIG. 3A, in the capacitor sample of Example 4, the internal electrodes and the undercoat layer were confirmed to be diffused in each other. As shown in FIG. 3B, in the capacitor sample of Example 4, the strontium borosilicate-based glass frit was confirmed to be uniformly dispersed throughout the external electrodes. As shown in FIG. 3C, in the capacitor sample of Example 4, the Pb ingredient was also confirmed to be dispersed throughout the external electrodes.
- The same procedure was followed as in Example 1 to obtain a capacitor sample except for forming an outer layers and Sn plating layer at the two ends of the sintered body without providing an undercoat layer.
- The same procedure was followed as in Example 1 to obtain a capacitor sample except for forming only an outer layer at the two ends of the sintered body.
- To check the bonding strength in the face of heat shock, a heat cycle test was performed using the capacitor samples obtained in Example 1 and Comparative Examples 3 to 4. The results are shown in FIG. 4. As shown in FIG. 4, the bonding strength of the capacitor sample of Example 1 was somewhat improved over that of the capacitor sample of Comparative Example 4 and was remarkably improved over that of the capacitor sample of Comparative Example 3.
- Next, using the capacitor samples of Example 1 and Comparative Examples 3 and 4, a humidity test, pressure cracker test (PCT), and evaluation of the change in contact resistance due to heat shock were conducted. The results are shown in Table 2. Note that the unit in Table 2 is ohms (Ω). The initial value was 0.1 to 0.2 ohms. The values in Table 2 show the state after the elapse of 100 hours.
TABLE 2 Humidity Heat shock test PCT test Ex. 1 0.1 to 0.2 0.1 to 0.2 0.1 to 0.2 Comp. Ex. 3 1 to 10 1000 to 10,000 0.5 to 2.0 Comp. Ex. 4 0.1 to 0.2 0.1 to 0.2 0.1 to 0.2 - As shown in Table 2, in the capacitor of Example 1, the contact resistance was confirmed to be substantially the same as that of the capacitor of Comparative Example 4 and remarkably improved from that of the capacitor of Comparative Example 3.
- The same procedure was followed as in Example 1 to obtain a capacitor sample except for baking the external electrodes at 745° C.
- Using the capacitor samples of Examples 4 and 5 and Comparative Example 4, the tensile strength between the capacitor device body and external electrodes when soldered together was tested. The results are shown in FIG. 5.
- As shown in FIG. 5, in the capacitor samples of Examples 4 to 5, the tensile strength was confirmed to become higher than that of the capacitor of Comparative Example 4. In particular, the capacitor sample of Example 4 with the external electrodes baked at 695° C. was confirmed to be made higher in tensile strength.
- The same procedure was followed as in Example 1 to obtain a capacitor sample except for changing the ratio of composition of the external electrodes (ratio by weight) to Ag/Pd/Cu=92.5/5.0/2.5.
- The same procedure was followed as in Example 1 to obtain a capacitor sample except for changing the ratio of composition of the external electrodes (ratio by weight) to Ag/Pd/Cu=82.5/15.0/2.5.
- The same procedure was followed as in Example 1 to obtain a capacitor sample except for changing the ratio of composition of the external electrodes (ratio by weight) to Ag/Pd/Cu=72.5/25.0/2.5.
- The same procedure was followed as in Example 1 to obtain a capacitor sample except for changing the ratio of composition of the external electrodes (ratio by weight) to Ag=100 and forming an Ag outermost layer at the two ends of the sintered body.
- Using the capacitor samples obtained at Examples 6 to 8 and Comparative Example 5, the ion migration was evaluated. The results are shown in FIG. 6.
- As shown in FIG. 6, in the capacitor samples of Examples 6 to 8, the ion migration was confirmed to be improved compared with the capacitor sample of Comparative Example 5. In particular, the capacitor sample of Example 8 with a ratio of composition of Ag/Pd/Cu set to 72.5/25.0/2.5 was confirmed to be remarkably improved.
- While the invention has been described with reference to specific embodiment chosen for purpose of illustration, it should be apparent that numerous modifications could be made thereto by those skilled in the art without departing from the basic concept and scope of the invention.
Claims (14)
1. A multi-layer ceramic electronic device comprising
a device body comprised of alternately arranged dielectric layers and internal electrode layers and
external electrodes formed on an outer surface of the device body,
outer layers of said external electrodes having
a conductive material mainly comprised of silver and further including palladium and
glass ingredient.
2. The multi-layer ceramic electronic device as set forth in , wherein each of the external electrodes have
claim 1
an undercoat layer directly formed on the outer surface of the device body so as to be electrically connected with at least part of the internal electrode layers,
an intermediate layer formed on an outer surface of the undercoat layer, and
the outer layer formed on an outer surface of the intermediate layer;
the undercoat layer includes a first conductive material mainly comprised of copper and a first glass ingredient;
the intermediate layer includes a second conductive material mainly comprised of a copper-palladium-based alloy; and
the outer layer includes a third conductive material mainly comprised of silver and further containing palladium and a second glass ingredient.
3. The multi-layer ceramic electronic device as set forth in , wherein the second glass ingredient includes a glass ingredient of the same composition as the first glass ingredient.
claim 2
4. The multi-layer ceramic electronic device as set forth in , wherein the first glass ingredient includes a strontium borosilicate-based glass.
claim 3
5. The multi-layer ceramic electronic device as set forth in , wherein the internal electrode layer includes a base metal.
claim 2
6. The multi-layer ceramic electronic device as set forth in , wherein the internal electrode layer includes a base metal.
claim 3
7. The multi-layer ceramic electronic device as set forth in , wherein the internal electrode layer includes a base metal.
claim 4
8. The multi-layer ceramic electronic device as set forth in , wherein the undercoat layers are formed on only two end faces of the device body.
claim 2
9. The multi-layer ceramic electronic device as set forth in , wherein the undercoat layers are formed on only two end faces of the device body.
claim 3
10. The multi-layer ceramic electronic device as set forth in , wherein the undercoat layers are formed on only two end faces of the device body.
claim 4
11. A method of producing a multi-layer ceramic electronic device comprising the steps of
coating on an outer surface of a device body comprised of alternately arranged dielectric layers and internal electrode layers an undercoat layer paste including a first conductive material mainly comprised of copper and a first glass ingredient so as to be electrically connected with at least part of the internal electrode layers to thereby form a pre-baking undercoat layer;
coating on an outer surface of said pre-baking undercoat layer an outer layer paste including a third conductive material mainly comprised of silver and further including palladium and a second glass ingredient to thereby form a pre-baking outer layer; and
co-baking said pre-baking undercoat layer and said pre-baking outer layer at a temperature of over 600° C. and less than 800° C. to form an undercoat layer and outer layer and form between the undercoat layer and outer layer an intermediate layer including a second conductive material mainly comprised of a copper-palladium-based alloy.
12. The method of producing a multi-layer ceramic electronic device as set forth in , wherein the second glass ingredient includes a glass ingredient of the same composition as the first glass ingredient.
claim 11
13. The method of producing a multi-layer ceramic electronic device as set forth in , wherein the undercoat layer paste is coated to form the pre-baking undercoat layers on only two end faces of the device body.
claim 11
14. The method of producing a multi-layer ceramic electronic device as set forth in , wherein the undercoat layer paste is coated to form the pre-baking undercoat layers on only two end faces of the device body.
claim 12
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2000-124132 | 2000-04-25 | ||
JP2000124132A JP2001307947A (en) | 2000-04-25 | 2000-04-25 | Laminated chip component and its manufacturing method |
Publications (2)
Publication Number | Publication Date |
---|---|
US20010043454A1 true US20010043454A1 (en) | 2001-11-22 |
US6400553B2 US6400553B2 (en) | 2002-06-04 |
Family
ID=18634308
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/840,904 Expired - Lifetime US6400553B2 (en) | 2000-04-25 | 2001-04-25 | Multi-layer ceramic electronic device and method for producing same |
Country Status (4)
Country | Link |
---|---|
US (1) | US6400553B2 (en) |
EP (1) | EP1156498B1 (en) |
JP (1) | JP2001307947A (en) |
DE (1) | DE60143504D1 (en) |
Cited By (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050184387A1 (en) * | 2004-02-25 | 2005-08-25 | Collins William D.Iii | Ceramic substrate for a light emitting diode where the substrate incorporates ESD protection |
KR100645349B1 (en) * | 2004-06-02 | 2006-11-14 | 니뽄 가이시 가부시키가이샤 | Manufacturing method for sintered body with buried metallic member |
US20070262678A1 (en) * | 2006-05-09 | 2007-11-15 | Canon Kabushiki Kaisha | Piezoelectric element, piezoelectric actuator, and ink jet recording head |
US20070273251A1 (en) * | 2003-09-24 | 2007-11-29 | Takeshi Okamura | Multi-Layer Piezoelectric Element |
US20080238264A1 (en) * | 2004-03-29 | 2008-10-02 | Kyocera Corporation | Multi-Layer Piezoelectric Element and Method for Manufacturing the Same |
US20090036303A1 (en) * | 2007-07-30 | 2009-02-05 | Motorola, Inc. | Method of forming a co-fired ceramic apparatus including a micro-reader |
US20100006325A1 (en) * | 2008-07-10 | 2010-01-14 | Fujitsu Limited | Printed wiring board |
US20140218841A1 (en) * | 2013-02-01 | 2014-08-07 | Apple Inc. | Low acoustic noise capacitors |
US20140318843A1 (en) * | 2013-04-30 | 2014-10-30 | Samsung Electro-Mechanics Co., Ltd. | Multilayer ceramic electronic component and mounting board therefor |
US20140334062A1 (en) * | 2013-05-13 | 2014-11-13 | Samsung Electro-Mechanics Co., Ltd. | Multilayer ceramic electronic component and board for mounting the same |
US20150022945A1 (en) * | 2013-07-22 | 2015-01-22 | Samsung Electro-Mechanics Co., Ltd. | Multilayer ceramic capacitor, board having the same mounted thereon, and method of manufacturing the same |
US20150085422A1 (en) * | 2013-09-24 | 2015-03-26 | Samsung Electro-Mechanics Co., Ltd. | Multilayer ceramic capacitor and method of manufacturing the same |
JP2015529967A (en) * | 2012-06-25 | 2015-10-08 | エプコス アクチエンゲゼルシャフトEpcos Ag | MULTILAYER DEVICE HAVING EXTERNAL CONNECTIONS AND METHOD FOR PRODUCING MULTILAYER DEVICE HAVING EXTERNAL CONNECTION |
US20160174380A1 (en) * | 2014-12-15 | 2016-06-16 | Samsung Electro-Mechanics Co., Ltd. | Embedded device, and printed circuit board having the same |
US20180061577A1 (en) * | 2016-08-30 | 2018-03-01 | Murata Manufacturing Co., Ltd. | Multilayer ceramic capacitor |
DE102018123594A1 (en) * | 2018-09-25 | 2020-03-26 | Tdk Electronics Ag | Ceramic component and method for producing the ceramic component |
WO2020064403A1 (en) * | 2018-09-25 | 2020-04-02 | Tdk Electronics Ag | Ceramic component and method for producing the ceramic component |
US20220102079A1 (en) * | 2020-09-30 | 2022-03-31 | Murata Manufacturing Co., Ltd. | Multilayer ceramic capacitor |
US11302480B2 (en) * | 2019-07-22 | 2022-04-12 | Tdk Corporation | Ceramic electronic device with varying roughness terminal electrode |
US11430607B2 (en) | 2020-05-20 | 2022-08-30 | Tdk Corporation | Ceramic electronic component |
US20230215628A1 (en) * | 2021-12-30 | 2023-07-06 | Samsung Electro-Mechanics Co., Ltd. | Multilayer electronic component |
US11887789B2 (en) | 2021-12-24 | 2024-01-30 | Samsung Electro-Mechanics Co., Ltd. | Multilayer electronic component |
US12087509B2 (en) | 2021-12-17 | 2024-09-10 | Samsung Electro-Mechanics Co., Ltd. | Multilayer ceramic capacitor |
Families Citing this family (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3846378B2 (en) * | 2002-07-25 | 2006-11-15 | 株式会社村田製作所 | Manufacturing method of negative characteristic thermistor |
KR100471155B1 (en) * | 2002-12-03 | 2005-03-10 | 삼성전기주식회사 | Dielectric ceramic composition for low temperature sintering and multiplayer ceramic chip capacitor produced using the composition |
JP4186667B2 (en) * | 2003-03-25 | 2008-11-26 | 株式会社村田製作所 | Manufacturing method of multilayer ceramic electronic component |
TWI246095B (en) * | 2004-02-27 | 2005-12-21 | Murata Manufacturing Co | Multilayer ceramic electronic component and method of manufacturing thereof |
WO2006003755A1 (en) | 2004-07-06 | 2006-01-12 | Murata Manufacturing.Co., Ltd. | Electroconductive paste and ceramic electronic parts using the same |
JP4635928B2 (en) * | 2006-03-27 | 2011-02-23 | Tdk株式会社 | Multilayer electronic component and manufacturing method thereof |
JP2007281400A (en) * | 2006-04-04 | 2007-10-25 | Taiyo Yuden Co Ltd | Surface mounted ceramic electronic component |
EP2065908B1 (en) * | 2006-09-22 | 2018-09-12 | Murata Manufacturing Co. Ltd. | Laminated ceramic capacitor |
SE530400C2 (en) | 2006-10-09 | 2008-05-20 | Sandvik Intellectual Property | Heating unit with a resistance element shaped as a wiring pattern |
DE102006054085A1 (en) * | 2006-11-16 | 2008-05-29 | Epcos Ag | Component arrangement |
KR100920026B1 (en) * | 2007-10-16 | 2009-10-05 | 주식회사 쎄라텍 | Magnetic and dielectric composite electronic device |
JP5056485B2 (en) * | 2008-03-04 | 2012-10-24 | 株式会社村田製作所 | Multilayer electronic component and manufacturing method thereof |
JP5217609B2 (en) * | 2008-05-12 | 2013-06-19 | 株式会社村田製作所 | Multilayer ceramic electronic component and manufacturing method thereof |
JP5293971B2 (en) * | 2009-09-30 | 2013-09-18 | 株式会社村田製作所 | Multilayer ceramic electronic component and method of manufacturing multilayer ceramic electronic component |
KR101060824B1 (en) * | 2009-12-22 | 2011-08-30 | 삼성전기주식회사 | Multilayer Ceramic Capacitors and Manufacturing Method Thereof |
JP5589891B2 (en) | 2010-05-27 | 2014-09-17 | 株式会社村田製作所 | Ceramic electronic component and method for manufacturing the same |
JP5267583B2 (en) * | 2011-01-21 | 2013-08-21 | 株式会社村田製作所 | Multilayer ceramic electronic components |
DE102013106810A1 (en) * | 2013-06-28 | 2014-12-31 | Epcos Ag | Method for producing a multilayer varistor component and multilayer varistor component |
KR101892802B1 (en) * | 2016-04-25 | 2018-08-28 | 삼성전기주식회사 | Multi-layered ceramic capacitor and board for mounting the same |
Family Cites Families (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59184511A (en) * | 1983-04-04 | 1984-10-19 | 株式会社村田製作所 | Ceramic laminated condenser |
JP2618019B2 (en) * | 1988-09-22 | 1997-06-11 | 住友金属鉱山株式会社 | Conductive paint for plating base and plating method using the same |
JPH02109202A (en) * | 1988-10-17 | 1990-04-20 | Tdk Corp | Ceramic inductor parts and ceramic lc parts |
JPH04154104A (en) * | 1990-10-18 | 1992-05-27 | Hitachi Aic Inc | Laminated ceramic capacitor |
JPH04273417A (en) * | 1991-02-28 | 1992-09-29 | Mitsubishi Materials Corp | Laminated ceramic capacitor |
US5335139A (en) * | 1992-07-13 | 1994-08-02 | Tdk Corporation | Multilayer ceramic chip capacitor |
JP2967666B2 (en) | 1992-12-08 | 1999-10-25 | 株式会社村田製作所 | Chip type electronic components |
JPH06342734A (en) * | 1993-06-01 | 1994-12-13 | Tdk Corp | Ceramic electronic component |
JPH07161223A (en) * | 1993-12-10 | 1995-06-23 | Murata Mfg Co Ltd | Conductive paste and multilayer ceramic capacitor |
EP0739019B1 (en) * | 1994-10-19 | 2003-12-03 | TDK Corporation | Multilayer ceramic chip capacitor |
DE69632659T2 (en) * | 1995-03-24 | 2005-06-09 | Tdk Corp. | multilayer varistor |
JPH08330173A (en) * | 1995-05-29 | 1996-12-13 | Kyocera Corp | Multilayer ceramic capacitor and its manufacture |
JPH097878A (en) * | 1995-06-23 | 1997-01-10 | Matsushita Electric Ind Co Ltd | Ceramic electronic part and manufacture thereof |
JPH0935995A (en) | 1995-07-25 | 1997-02-07 | Murata Mfg Co Ltd | Electronic component |
JP3039403B2 (en) * | 1996-12-06 | 2000-05-08 | 株式会社村田製作所 | Multilayer ceramic capacitors |
DE69840976D1 (en) * | 1997-10-06 | 2009-08-27 | Tdk Corp | ELECTRONIC DEVICE AND METHOD FOR THE PRODUCTION THEREOF |
JPH11144998A (en) * | 1997-11-07 | 1999-05-28 | Tdk Corp | Cr composite electronic component and method for manufacturing the same |
JPH11340074A (en) * | 1998-05-28 | 1999-12-10 | Matsushita Electric Ind Co Ltd | Manufacture of grain boundary insulation type laminated semiconductor capacitor |
US6185087B1 (en) * | 1999-04-08 | 2001-02-06 | Kemet Electronics Corp. | Multilayer ceramic chip capacitor with high reliability compatible with nickel electrodes |
-
2000
- 2000-04-25 JP JP2000124132A patent/JP2001307947A/en active Pending
-
2001
- 2001-04-24 EP EP01109475A patent/EP1156498B1/en not_active Expired - Lifetime
- 2001-04-24 DE DE60143504T patent/DE60143504D1/en not_active Expired - Lifetime
- 2001-04-25 US US09/840,904 patent/US6400553B2/en not_active Expired - Lifetime
Cited By (42)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7633214B2 (en) * | 2003-09-24 | 2009-12-15 | Kyocera Corporation | Multi-layer piezoelectric element |
US20070273251A1 (en) * | 2003-09-24 | 2007-11-29 | Takeshi Okamura | Multi-Layer Piezoelectric Element |
US20050184387A1 (en) * | 2004-02-25 | 2005-08-25 | Collins William D.Iii | Ceramic substrate for a light emitting diode where the substrate incorporates ESD protection |
US7768754B2 (en) | 2004-02-25 | 2010-08-03 | Philips Lumileds Lighting Company, Llc | Ceramic substrate for light emitting diode where the substrate incorporates ESD protection |
US7279724B2 (en) | 2004-02-25 | 2007-10-09 | Philips Lumileds Lighting Company, Llc | Ceramic substrate for a light emitting diode where the substrate incorporates ESD protection |
US20070297108A1 (en) * | 2004-02-25 | 2007-12-27 | Philips Lumileds Lighting Company, Llc | Ceramic Substrate for Light Emitting Diode Where the Substrate Incorporates ESD Protection |
US20080238264A1 (en) * | 2004-03-29 | 2008-10-02 | Kyocera Corporation | Multi-Layer Piezoelectric Element and Method for Manufacturing the Same |
US7786652B2 (en) * | 2004-03-29 | 2010-08-31 | Kyocera Corporation | Multi-layer piezoelectric element |
KR100645349B1 (en) * | 2004-06-02 | 2006-11-14 | 니뽄 가이시 가부시키가이샤 | Manufacturing method for sintered body with buried metallic member |
US7456548B2 (en) * | 2006-05-09 | 2008-11-25 | Canon Kabushiki Kaisha | Piezoelectric element, piezoelectric actuator, and ink jet recording head |
US20070262678A1 (en) * | 2006-05-09 | 2007-11-15 | Canon Kabushiki Kaisha | Piezoelectric element, piezoelectric actuator, and ink jet recording head |
US20090036303A1 (en) * | 2007-07-30 | 2009-02-05 | Motorola, Inc. | Method of forming a co-fired ceramic apparatus including a micro-reader |
US20100006325A1 (en) * | 2008-07-10 | 2010-01-14 | Fujitsu Limited | Printed wiring board |
US8314339B2 (en) * | 2008-07-10 | 2012-11-20 | Fujitsu Limited | Circuit board with kneaded conductive paste |
DE102012105517B4 (en) * | 2012-06-25 | 2020-06-18 | Tdk Electronics Ag | Multilayer component with an external contact and method for producing a multilayer component with an external contact |
JP2015529967A (en) * | 2012-06-25 | 2015-10-08 | エプコス アクチエンゲゼルシャフトEpcos Ag | MULTILAYER DEVICE HAVING EXTERNAL CONNECTIONS AND METHOD FOR PRODUCING MULTILAYER DEVICE HAVING EXTERNAL CONNECTION |
US9287049B2 (en) * | 2013-02-01 | 2016-03-15 | Apple Inc. | Low acoustic noise capacitors |
US20140218841A1 (en) * | 2013-02-01 | 2014-08-07 | Apple Inc. | Low acoustic noise capacitors |
US20140318843A1 (en) * | 2013-04-30 | 2014-10-30 | Samsung Electro-Mechanics Co., Ltd. | Multilayer ceramic electronic component and mounting board therefor |
US20140334062A1 (en) * | 2013-05-13 | 2014-11-13 | Samsung Electro-Mechanics Co., Ltd. | Multilayer ceramic electronic component and board for mounting the same |
US9177722B2 (en) * | 2013-05-13 | 2015-11-03 | Samsung Electron-Mechanics Co., Ltd. | Multilayer ceramic electronic component and board for mounting the same |
US20150022945A1 (en) * | 2013-07-22 | 2015-01-22 | Samsung Electro-Mechanics Co., Ltd. | Multilayer ceramic capacitor, board having the same mounted thereon, and method of manufacturing the same |
US9245690B2 (en) * | 2013-07-22 | 2016-01-26 | Samsung Electro-Mechanics Co., Ltd. | Multilayer ceramic capacitor, board having the same mounted thereon, and method of manufacturing the same |
US20150085422A1 (en) * | 2013-09-24 | 2015-03-26 | Samsung Electro-Mechanics Co., Ltd. | Multilayer ceramic capacitor and method of manufacturing the same |
US9240280B2 (en) * | 2013-09-24 | 2016-01-19 | Samsung Electro-Mechanics Co., Ltd. | Multilayer ceramic capacitor and method of manufacturing the same |
US20160174380A1 (en) * | 2014-12-15 | 2016-06-16 | Samsung Electro-Mechanics Co., Ltd. | Embedded device, and printed circuit board having the same |
US9847172B2 (en) * | 2014-12-15 | 2017-12-19 | Samsung Electro-Mechanics Co., Ltd. | Embedded device, and printed circuit board having the same |
US10510488B2 (en) * | 2016-08-30 | 2019-12-17 | Murata Manufacturing Co., Ltd. | Multilayer ceramic capacitor |
US20180061577A1 (en) * | 2016-08-30 | 2018-03-01 | Murata Manufacturing Co., Ltd. | Multilayer ceramic capacitor |
DE102018123594B4 (en) | 2018-09-25 | 2022-06-09 | Tdk Electronics Ag | Process for the production of a ceramic component |
WO2020064403A1 (en) * | 2018-09-25 | 2020-04-02 | Tdk Electronics Ag | Ceramic component and method for producing the ceramic component |
DE102018123594A1 (en) * | 2018-09-25 | 2020-03-26 | Tdk Electronics Ag | Ceramic component and method for producing the ceramic component |
US11302480B2 (en) * | 2019-07-22 | 2022-04-12 | Tdk Corporation | Ceramic electronic device with varying roughness terminal electrode |
US11430607B2 (en) | 2020-05-20 | 2022-08-30 | Tdk Corporation | Ceramic electronic component |
US20220102079A1 (en) * | 2020-09-30 | 2022-03-31 | Murata Manufacturing Co., Ltd. | Multilayer ceramic capacitor |
CN114334442A (en) * | 2020-09-30 | 2022-04-12 | 株式会社村田制作所 | Multilayer ceramic capacitor |
US11735369B2 (en) * | 2020-09-30 | 2023-08-22 | Murata Manufacturing Co., Ltd. | Multilayer ceramic capacitor |
US20230360856A1 (en) * | 2020-09-30 | 2023-11-09 | Murata Manufacturing Co., Ltd. | Multilayer ceramic capacitor |
US12087509B2 (en) | 2021-12-17 | 2024-09-10 | Samsung Electro-Mechanics Co., Ltd. | Multilayer ceramic capacitor |
US11887789B2 (en) | 2021-12-24 | 2024-01-30 | Samsung Electro-Mechanics Co., Ltd. | Multilayer electronic component |
US20230215628A1 (en) * | 2021-12-30 | 2023-07-06 | Samsung Electro-Mechanics Co., Ltd. | Multilayer electronic component |
US11948744B2 (en) * | 2021-12-30 | 2024-04-02 | Samsung Electro-Mechanics Co., Ltd. | Multilayer electronic component |
Also Published As
Publication number | Publication date |
---|---|
JP2001307947A (en) | 2001-11-02 |
DE60143504D1 (en) | 2011-01-05 |
EP1156498A2 (en) | 2001-11-21 |
US6400553B2 (en) | 2002-06-04 |
EP1156498B1 (en) | 2010-11-24 |
EP1156498A3 (en) | 2006-06-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6400553B2 (en) | Multi-layer ceramic electronic device and method for producing same | |
JP7131897B2 (en) | Ceramic electronic component and manufacturing method thereof | |
CN1941233B (en) | Production method of multilayer ceramic electronic device | |
US5036424A (en) | Multilayer ceramic capacitive element | |
EP1125904B1 (en) | Dielectric ceramic composition, electronic device, and method for producing the same | |
KR102388227B1 (en) | Multilayer ceramic capacitor and manufacturing method of multilayer ceramic capacitor | |
WO1999018588A1 (en) | Electronic device and method of producing the same | |
JP7089402B2 (en) | Multilayer ceramic capacitors and their manufacturing methods | |
JP7506467B2 (en) | Manufacturing method for ceramic electronic components | |
US11289272B2 (en) | Multilayer ceramic electronic component | |
JP4682426B2 (en) | Electronic component and manufacturing method thereof | |
CN109755020A (en) | Laminated ceramic capacitor | |
JP4097900B2 (en) | Manufacturing method of electronic parts | |
US11823840B2 (en) | Ceramic electronic device | |
US11961675B2 (en) | Ceramic electronic device having an element body with a boundary layer including Ba and Ti at an end of a ceramic layer | |
JP3924286B2 (en) | Manufacturing method of multilayer ceramic electronic component | |
JP5498973B2 (en) | Multilayer ceramic capacitor and method for manufacturing multilayer ceramic capacitor | |
JP2004128328A (en) | Electronic component and its manufacturing method | |
JP3831497B2 (en) | CR composite electronic component and manufacturing method thereof | |
JP2004319435A (en) | Conductive particle, conductive paste, electronic part, laminated ceramic capacitor and manufacturing method of the same | |
JP2007234588A (en) | Conductive paste, electronic component, laminated ceramic capacitor, and manufacturing method therefor | |
JP4496639B2 (en) | Electronic component and manufacturing method thereof | |
JP7122085B2 (en) | Multilayer ceramic capacitor and manufacturing method thereof | |
JP2023162775A (en) | Multilayer ceramic electronic component, circuit board, and manufacturing method for multilayer ceramic electronic component | |
JP2002343669A (en) | Laminated ceramic electronic component |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: TDK CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:YOSHII, AKITOSHI;KON, SHINTAROU;KIKUCHI, KAZUHIKO;AND OTHERS;REEL/FRAME:011736/0251;SIGNING DATES FROM 20010419 TO 20010420 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |