US20010042181A1 - Bus control system - Google Patents
Bus control system Download PDFInfo
- Publication number
- US20010042181A1 US20010042181A1 US09/197,676 US19767698A US2001042181A1 US 20010042181 A1 US20010042181 A1 US 20010042181A1 US 19767698 A US19767698 A US 19767698A US 2001042181 A1 US2001042181 A1 US 2001042181A1
- Authority
- US
- United States
- Prior art keywords
- bus
- micro processor
- control system
- interface
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/36—Preventing errors by testing or debugging software
- G06F11/362—Software debugging
- G06F11/3636—Software debugging by tracing the execution of the program
- G06F11/364—Software debugging by tracing the execution of the program tracing values on a bus
Definitions
- the present invention relates to a bus control system and particularly, to a bus control system applicable for bus trace for monitoring the operation status of a micro processor.
- a multi-chip module evaluating device in, for example, Japanese Patent Laid-Open No. 5-120160 (1993), which traces the wiring signal between a floating operation unit and a data memory.
- the wiring signal which is closed in the module substrate of a multi-chip module is traced by connecting, via a prober, a leader pad on the module substrate with a monitor unit which comprises a memory, an address generator, and a comparator.
- This evaluating device can trace directly the wiring signal, without using any test element group (TEG). Therefore, this evaluating device is employed for tracing the wiring signal, because an evaluation merely by signals extracted to external pins is not sufficient, in case of mounting LSI packages on the module substrate.
- leader pads are necessary for tracing the wiring signal, because the wiring signal is closed in the module substrate. Accordingly, the above-mentioned evaluating device is not of any use for a multi-chip module which is small-size-oriented, because the number of pads increases with the increase in the number of wiring which completes in the module substrate, which results in the increase in pads area. Secondly, a testing device is exclusively necessary for bus trace. Specially designed probers are required for connecting themselves with the special leader pads on the module substrate. Thirdly, the reliability of bus trace is lowered. When the leader pads are inferior due to a manufacturing process, then the module substrate can not be traced completely.
- an object of the present invention is to provide a bus control system with improved reliability for tracing easily the bus of a micro processor via bus interface, when evaluating bus interface peripheral circuits and the software for a micro processor board. Another object of the present invention is to improve the reliability of the evaluation system.
- a bus control system which comprises a micro processor, a main memory and a system control register each of which is accessed via an internal bus by the micro processor, and a bus interface.
- the bus control system of the present invention further includes a tracing means for tracing every access, by the micro processor, to the main memory, to the system control register, and to the bus interface by using an external bus via the bus interface.
- the leader pads become unnecessary for tracing the wiring signal which is closed in a module substrate, because every status of an internal bus can be traced via the bus interface.
- a high density mounting board such as a multi-chip module can be furthermore integrated in a higher density, keeping the compatibility of function of the internal bus tracing, because the exclusive pads becomes unnecessary and the wide mounting area is preserved.
- bus trace becomes easy, because ordinary available instruments can be used for bus trace at the external bus connected with bus interface, or the peripheral circuit of a micro processor board.
- FIG. 1 is a block diagram of a bus control system of the present invention.
- FIG. 2 is a timing chart for explaining the action of the bus control system of the present invention.
- the micro processor board of the bus control system of the present invention comprises an internal bus which comprise a micro processor, address lines, data lines, and control signal lines, a memory connected via the internal bus with the micro processor, registers such as a system control register, and a bus interface circuit. Every access to the main memory, the register, and the bus interface by the micro processor is outputted from an external bus via the bus interface circuit. Accordingly, the operation status of the micro processor or the internal bus can be traced by tracing the external bus.
- the micro processor indicates a write timing and read timing by using bus interface signals, when write data and read data of the micro processor are outputted from the bus interface circuit to the external bus.
- the data flow is traced by the external bus.
- micro processor board 1 comprises nicro processor 2 connected with internal bus 3 , main memory 4 , system control register 5 ,and bus interface 6 . Further, micro processor board 1 is connected with external bus 7 via bus interface 6 .
- Micro processor 2 accesses to main memory 4 and system control register 5 via internal bus 3 . Therefore, every access in micro processor board 1 can be traced by monitoring internal bus 3 .
- Bus interface 6 outputs addresses, data, and control signals in internal bus 3 toward external bus 7 , when micro processor 2 executes a write access to main memory 4 , or system control register 5 .
- bus interface 6 outputs addresses, data, and control signals in internal bus 3 toward external bus 7 , when micro processor 2 executes a read access to main memory 4 , or system control register 5 .
- internal bus 3 can be traced by tracing external bus 7 .
- execution process of a program of micro processor 2 mounted on micro processor board 1 can be traced by tracing external bus 7 .
- bus interface 6 between internal bus 3 and external bus 7 of the working example is explained.
- Internal bus 3 executes a write access to main memory 4 , carrying internal bus address 10 and internal bus write data 11 in micro processor 2 .
- Main memory 4 accepts internal bus address 10 and internal bus write data 11 and writes them by using row address strobe (RAS) control signal 12 and column address strobe (CAS) control signal 13 , while bus interface 6 outputs the same address as internal bus address toward external bus address 14 . At the same time bus interface 6 outputs external bus strobe 15 -to validate the external bus address.
- RAS row address strobe
- CAS column address strobe
- Bus interface 6 outputs external bus data 16 which are the same as internal bus data 11 . At the same time bus interface 6 outputs external bus data ready 17 synchronized with CAS control signal 13 .
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Debugging And Monitoring (AREA)
- Microcomputers (AREA)
Abstract
Description
- 1. Field of the Invention
- The present invention relates to a bus control system and particularly, to a bus control system applicable for bus trace for monitoring the operation status of a micro processor.
- 2. Description of the Prior Art
- There is disclosed a multi-chip module evaluating device in, for example, Japanese Patent Laid-Open No. 5-120160 (1993), which traces the wiring signal between a floating operation unit and a data memory. The wiring signal which is closed in the module substrate of a multi-chip module is traced by connecting, via a prober, a leader pad on the module substrate with a monitor unit which comprises a memory, an address generator, and a comparator. This evaluating device can trace directly the wiring signal, without using any test element group (TEG). Therefore, this evaluating device is employed for tracing the wiring signal, because an evaluation merely by signals extracted to external pins is not sufficient, in case of mounting LSI packages on the module substrate.
- In this connection, the above-mentioned conventional device has the following disadvantages:
- Firstly, leader pads are necessary for tracing the wiring signal, because the wiring signal is closed in the module substrate. Accordingly, the above-mentioned evaluating device is not of any use for a multi-chip module which is small-size-oriented, because the number of pads increases with the increase in the number of wiring which completes in the module substrate, which results in the increase in pads area. Secondly, a testing device is exclusively necessary for bus trace. Specially designed probers are required for connecting themselves with the special leader pads on the module substrate. Thirdly, the reliability of bus trace is lowered. When the leader pads are inferior due to a manufacturing process, then the module substrate can not be traced completely.
- Therefore, an object of the present invention is to provide a bus control system with improved reliability for tracing easily the bus of a micro processor via bus interface, when evaluating bus interface peripheral circuits and the software for a micro processor board. Another object of the present invention is to improve the reliability of the evaluation system.
- According to the present invention, there is provided a bus control system, which comprises a micro processor, a main memory and a system control register each of which is accessed via an internal bus by the micro processor, and a bus interface.
- The bus control system of the present invention further includes a tracing means for tracing every access, by the micro processor, to the main memory, to the system control register, and to the bus interface by using an external bus via the bus interface.
- According to the present invention as explained above, the following effects are obtained:
- Firstly, the leader pads become unnecessary for tracing the wiring signal which is closed in a module substrate, because every status of an internal bus can be traced via the bus interface.
- Secondly, a high density mounting board such as a multi-chip module can be furthermore integrated in a higher density, keeping the compatibility of function of the internal bus tracing, because the exclusive pads becomes unnecessary and the wide mounting area is preserved.
- Thirdly, bus trace becomes easy, because ordinary available instruments can be used for bus trace at the external bus connected with bus interface, or the peripheral circuit of a micro processor board.
- FIG. 1 is a block diagram of a bus control system of the present invention.
- FIG. 2 is a timing chart for explaining the action of the bus control system of the present invention.
- A preferred embodiment of the present invention is explained. The micro processor board of the bus control system of the present invention comprises an internal bus which comprise a micro processor, address lines, data lines, and control signal lines, a memory connected via the internal bus with the micro processor, registers such as a system control register, and a bus interface circuit. Every access to the main memory, the register, and the bus interface by the micro processor is outputted from an external bus via the bus interface circuit. Accordingly, the operation status of the micro processor or the internal bus can be traced by tracing the external bus.
- Concretely, the micro processor indicates a write timing and read timing by using bus interface signals, when write data and read data of the micro processor are outputted from the bus interface circuit to the external bus. Thus, the data flow is traced by the external bus.
- Referring to the accompanying drawings, a working example of the present invention is explained to clarify the embodiment of the present invention.
- As shown in FIG. 1, micro processor board1 comprises
nicro processor 2 connected with internal bus 3,main memory 4,system control register 5,andbus interface 6. Further, micro processor board 1 is connected with external bus 7 viabus interface 6. - Next, referring to FIG. 1, the action of micro processor board1 of the working example is explained.
-
Micro processor 2 accesses tomain memory 4 andsystem control register 5 via internal bus 3. Therefore, every access in micro processor board 1 can be traced by monitoring internal bus 3. -
Bus interface 6 outputs addresses, data, and control signals in internal bus 3 toward external bus 7, whenmicro processor 2 executes a write access tomain memory 4, orsystem control register 5. - Also,
bus interface 6 outputs addresses, data, and control signals in internal bus 3 toward external bus 7, whenmicro processor 2 executes a read access tomain memory 4, orsystem control register 5. - Thus, internal bus3 can be traced by tracing external bus 7. In other words, the execution process of a program of
micro processor 2 mounted on micro processor board 1 can be traced by tracing external bus 7. - Referring to FIG. 2, the action of
bus interface 6 between internal bus 3 and external bus 7 of the working example is explained. - The action of two word write into main memory by
micro processor 2 as shown in FIG. 1 is shown concretely in FIG. 2. - Internal bus3 executes a write access to
main memory 4, carrying internal bus address 10 and internal bus write data 11 inmicro processor 2. -
Main memory 4 accepts internal bus address 10 and internal bus write data 11 and writes them by using row address strobe (RAS)control signal 12 and column address strobe (CAS)control signal 13, whilebus interface 6 outputs the same address as internal bus address toward external bus address 14. At the sametime bus interface 6 outputs external bus strobe 15 -to validate the external bus address. -
Bus interface 6 outputs external bus data 16 which are the same as internal bus data 11. At the sametime bus interface 6 outputs external bus data ready 17 synchronized withCAS control signal 13. - Thus, an effective timing of a write address and write data are confirmed by external bus7, when
micro processor 2 executes a write access to main memory 3. - Similarly, an effective timing of a read address and read data are confirmed by external bus7, when
micro processor 2 executes a read access to main memory 3. The accesses tosystem control register 5 are confirmed similarly. Thus, internal bus 3 can be traced by external bus 7.
Claims (7)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP344039/1997 | 1997-11-28 | ||
JP9344039A JPH11161524A (en) | 1997-11-28 | 1997-11-28 | Bus control system |
JP9-344039 | 1997-11-28 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20010042181A1 true US20010042181A1 (en) | 2001-11-15 |
US6442668B2 US6442668B2 (en) | 2002-08-27 |
Family
ID=18366193
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/197,676 Expired - Fee Related US6442668B2 (en) | 1997-11-28 | 1998-11-23 | Bus control system |
Country Status (5)
Country | Link |
---|---|
US (1) | US6442668B2 (en) |
JP (1) | JPH11161524A (en) |
CN (1) | CN1331064C (en) |
CA (1) | CA2254525C (en) |
GB (1) | GB2332291B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080195793A1 (en) * | 2007-02-09 | 2008-08-14 | Texas Instruments Deutschland Gmbh | Microcontroller with memory trace module |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6502146B1 (en) * | 2000-03-29 | 2002-12-31 | Intel Corporation | Apparatus and method for dedicated interconnection over a shared external bus |
KR100450080B1 (en) * | 2001-11-13 | 2004-10-06 | (주)지에스텔레텍 | Portable storage medium based on Universal Serial Bus standard and Control Method therefor |
CN100353350C (en) * | 2003-07-06 | 2007-12-05 | 华为技术有限公司 | Assess controlling system for bus of internal integrated circuit |
WO2006049090A1 (en) | 2004-11-04 | 2006-05-11 | Matsushita Electric Industrial Co., Ltd. | Integrated circuit and integrated circuit package |
CN100464317C (en) * | 2007-06-27 | 2009-02-25 | 北京中星微电子有限公司 | Bus access collision detection method and system |
JP5360434B2 (en) * | 2011-03-28 | 2013-12-04 | 住友電気工業株式会社 | COMMUNICATION DEVICE, COMMUNICATION MONITORING METHOD, AND COMMUNICATION MONITORING PROGRAM |
Family Cites Families (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5759250A (en) * | 1980-09-29 | 1982-04-09 | Nec Corp | Microprogram controller |
JPS63245529A (en) * | 1987-03-31 | 1988-10-12 | Toshiba Corp | Register saving and restoring device |
JPH04148244A (en) | 1990-10-08 | 1992-05-21 | Nec Corp | Software evaluating device |
JPH05120160A (en) | 1991-10-28 | 1993-05-18 | Matsushita Electric Ind Co Ltd | Multi-chip module evaluating device |
JPH05135188A (en) | 1991-11-12 | 1993-06-01 | Mitsubishi Electric Corp | Microcomputer |
US5974508A (en) * | 1992-07-31 | 1999-10-26 | Fujitsu Limited | Cache memory system and method for automatically locking cache entries to prevent selected memory items from being replaced |
JPH06214819A (en) | 1993-01-19 | 1994-08-05 | Toshiba Corp | Information processor and system and method for evaluating the same |
JPH06348534A (en) | 1993-06-02 | 1994-12-22 | Nec Eng Ltd | Microprocessor system |
GB2293467B (en) | 1994-09-20 | 1999-03-31 | Advanced Risc Mach Ltd | Trace analysis of data processing |
US5548794A (en) | 1994-12-05 | 1996-08-20 | Motorola, Inc. | Data processor and method for providing show cycles on a fast multiplexed bus |
US5737748A (en) * | 1995-03-15 | 1998-04-07 | Texas Instruments Incorporated | Microprocessor unit having a first level write-through cache memory and a smaller second-level write-back cache memory |
JP3443720B2 (en) * | 1995-12-12 | 2003-09-08 | 株式会社日立製作所 | emulator |
US5652847A (en) * | 1995-12-15 | 1997-07-29 | Padwekar; Kiran A. | Circuit and system for multiplexing data and a portion of an address on a bus |
US5903912A (en) * | 1996-08-14 | 1999-05-11 | Advanced Micro Devices, Inc. | Microcontroller configured to convey data corresponding to internal memory accesses externally |
US5841686A (en) * | 1996-11-22 | 1998-11-24 | Ma Laboratories, Inc. | Dual-bank memory module with shared capacitors and R-C elements integrated into the module substrate |
US5809514A (en) * | 1997-02-26 | 1998-09-15 | Texas Instruments Incorporated | Microprocessor burst mode data transfer ordering circuitry and method |
-
1997
- 1997-11-28 JP JP9344039A patent/JPH11161524A/en active Pending
-
1998
- 1998-11-23 US US09/197,676 patent/US6442668B2/en not_active Expired - Fee Related
- 1998-11-24 GB GB9825731A patent/GB2332291B/en not_active Expired - Fee Related
- 1998-11-25 CA CA002254525A patent/CA2254525C/en not_active Expired - Fee Related
- 1998-11-26 CN CNB981251366A patent/CN1331064C/en not_active Expired - Fee Related
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080195793A1 (en) * | 2007-02-09 | 2008-08-14 | Texas Instruments Deutschland Gmbh | Microcontroller with memory trace module |
DE102007006508B4 (en) * | 2007-02-09 | 2012-11-15 | Texas Instruments Deutschland Gmbh | Microcontroller with memory trace module |
Also Published As
Publication number | Publication date |
---|---|
US6442668B2 (en) | 2002-08-27 |
CA2254525A1 (en) | 1999-05-28 |
GB2332291A (en) | 1999-06-16 |
CN1331064C (en) | 2007-08-08 |
CN1221152A (en) | 1999-06-30 |
JPH11161524A (en) | 1999-06-18 |
GB9825731D0 (en) | 1999-01-20 |
GB2332291B (en) | 2002-07-31 |
CA2254525C (en) | 2008-11-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100487176B1 (en) | High-speed test system for a memory device | |
KR100599348B1 (en) | Distributed interface for parallel testing of multiple devices using a single tester channel | |
US7051239B2 (en) | Method and apparatus for efficiently implementing trace and/or logic analysis mechanisms on a processor chip | |
US6516428B2 (en) | On-chip debug system | |
US6467053B1 (en) | Captured synchronous DRAM fails in a working environment | |
US7519873B2 (en) | Methods and apparatus for interfacing between test system and memory | |
KR19980079573A (en) | Memory test method and device | |
US20070234146A1 (en) | Test method, test system and assist board | |
US20040216018A1 (en) | Direct memory access controller and method | |
US6442668B2 (en) | Bus control system | |
US5359547A (en) | Method and apparatus for testing processor-based computer modules | |
US5898858A (en) | Method and apparatus for providing emulator overlay memory support for ball grid array microprocessor packages | |
KR20060110359A (en) | Method and device for analyzing integrated systems for critical safety computing systems in motor vehicles | |
US6493840B1 (en) | Testability architecture for modularized integrated circuits | |
US6429676B1 (en) | Semiconductor chip ground noise immunity testing system and tester | |
US6479363B1 (en) | Semiconductor integrated circuit and method for testing the same | |
US11683883B2 (en) | Semiconductor apparatus | |
JPH11282709A (en) | In-circuit emulator | |
US20080028104A1 (en) | Semiconductor device and operation control method of semiconductor device | |
US7526691B1 (en) | System and method for using TAP controllers | |
US20210274643A1 (en) | Semiconductor apparatus | |
US5949136A (en) | High performance debug I/O | |
JPH06169058A (en) | Semiconductor device | |
KR100315022B1 (en) | Memory module with repair function | |
JPH02141813A (en) | Semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: NEC CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SUDO, HIROFUMI;REEL/FRAME:009613/0036 Effective date: 19981109 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20140827 |