US20010035570A1 - Package for semiconductor devices - Google Patents
Package for semiconductor devices Download PDFInfo
- Publication number
- US20010035570A1 US20010035570A1 US09/488,087 US48808700A US2001035570A1 US 20010035570 A1 US20010035570 A1 US 20010035570A1 US 48808700 A US48808700 A US 48808700A US 2001035570 A1 US2001035570 A1 US 2001035570A1
- Authority
- US
- United States
- Prior art keywords
- back side
- insulating layers
- wiring pattern
- laminate
- external connection
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/111—Pads for surface mounting, e.g. lay-out
- H05K1/112—Pads for surface mounting, e.g. lay-out directly combined with via connections
- H05K1/114—Pad being close to via, but not surrounding the via
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
- H01L2924/15172—Fan-out arrangement of the internal vias
- H01L2924/15174—Fan-out arrangement of the internal vias in different layers of the multilayer substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15312—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a pin array, e.g. PGA
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/01—Dielectrics
- H05K2201/0183—Dielectric layers
- H05K2201/0195—Dielectric or adhesive layers comprising a plurality of layers, e.g. in a multilayer structure
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/095—Conductive through-holes or vias
- H05K2201/09509—Blind vias, i.e. vias having one side closed
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/095—Conductive through-holes or vias
- H05K2201/09509—Blind vias, i.e. vias having one side closed
- H05K2201/09518—Deep blind vias, i.e. blind vias connecting the surface circuit to circuit layers deeper than the first buried circuit layer
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09818—Shape or layout details not covered by a single group of H05K2201/09009 - H05K2201/09809
- H05K2201/09845—Stepped hole, via, edge, bump or conductor
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10621—Components characterised by their electrical contacts
- H05K2201/10734—Ball grid array [BGA]; Bump grid array
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4602—Manufacturing multilayer circuits characterized by a special circuit board as base or central core whereon additional circuit layers are built or additional circuit boards are laminated
Definitions
- the present invention relates to a package for semiconductor devices.
- FIG. 1 shows a build-up board 10 having a core board 12 of an insulating material having base wiring patterns 13 and 14 formed on both sides and electrically connected to each other by a throughhole plated coating 15 .
- Insulating layers 16 and 17 are formed on the base wiring patterns 13 and 14 , respectively, and contain viaholes 16 a and 17 a.
- Electroless and the subsequent electrolytic plating treatments are conducted to form a copper plated coating on the insulating layers 16 and 17 and the side walls of the viaholes 16 a and 17 a.
- the copper plated coating is then patterned by etching to form upper wiring patterns 18 and 19 , as a first layer, which are connected to the base wiring patterns 13 and 14 through the copper plated coating of the viaholes 16 a and 17 a.
- the outermost wiring pattern 20 on the front side of the core board 12 has pads to which a semiconductor chip 21 is bonded by flip-chip bonding.
- the outermost wiring pattern 22 on the back side of the core board 12 has external connection terminals on which solder bumps 23 are formed for external connection.
- the throughholes and viaholes are filled with a resin and the front and back surfaces are covered with solder resist layers 24 , 24 for protection.
- the build-up board 10 is advantageous because insulating layers are formed by application of a resin to provide a structure with a small height and the wiring patterns 18 , 19 , 20 and 22 are formed by plating to allow fine patterning, both enabling mounting of a high density semiconductor chip 21 .
- the object of the present invention is to provide a package for semiconductor devices which can be produced in a reduced number of steps with a reduced cost.
- a package for semiconductor devices comprising:
- a core board having a front side with a front side base wiring pattern formed thereon and a back side with a back side base wiring pattern formed thereon, the front and back side wiring patterns being electrically connected to each other through a conductor segment penetrating the core board;
- an external connection wiring pattern including external connection terminals on the back side laminate of insulating layers, wherein the external connection wiring pattern is electrically connected to the back side base wiring pattern through a via penetrating the back side laminate of insulating layers.
- the present inventive structure provides a reduced number of production steps and a reduced production cost because there are no wiring patterns within the back side laminate of insulating layers, except for optional power or ground planes.
- the intermediate insulating layers on the front side of the core board and the insulating layers of the back side laminate are in the same number to provide similar structures on both sides of the core board, thereby preventing distortion of the core board or a completed package.
- the via penetrating the back side laminate of insulating layers may be either formed of a plated coating on a side wall of viaholes penetrating the back side laminate of insulating layers, or formed of a conductor segment filling the viaholes.
- the package may include bumps formed on the external connection terminals.
- the package may optionally include a power plane or a ground plane which intervenes between the insulating layers of the back side laminate and is electrically connected to the via penetrating the back side laminate.
- FIG. 1 shows a conventional package structure for semiconductor device, in a cross-sectional view
- FIG. 2 shows a preferred embodiment of the package structure for semiconductor devices according to the present invention, in a cross-sectional view
- FIGS. 3A and 3B show a modified embodiment of the package structure according to the present invention, in a cross-sectional view and an enlarged cross-sectional view, respectively;
- FIGS. 4A to 4 C show process steps of producing another preferred embodiment of the package structure according to the present invention, in cross-sectional views.
- FIG. 2 schematically illustrates a cross section of a preferred embodiment of the package for semiconductor devices according to the present invention.
- a package 30 for semiconductor devices includes a core board 31 of an insulating material having base wiring patterns 32 and 33 on both sides, respectively, which are formed by drilling a double-sided copper-clad board to open throughholes 34 , electroless- and electrolytic-copper plating the board to form a copper plated coating or conductor segment 35 on the side wall of the throughholes 34 , and then etching the copper cladding to form a desired base wiring patterns 32 and 33 on both sides of the board 31 .
- the throughholes 34 are filled with a filler resin 36 .
- the base wiring patterns may be of any metal other than copper.
- the conductor segment 35 may not be composed of a plated coating but may be composed of a conducting material filling the throughholes 34 .
- a front side insulating layer 38 and a back side insulating layer 39 are then formed by applying polyimide or other resin in the form of liquid or a resin sheet onto the base wiring pattern 32 on the front side of the board 31 and onto the base wiring pattern 33 on the back side of the board 31 .
- the insulating layer 38 on the front side of the board 31 is then bored by a laser beam to form viaholes 40 . At this stage, no viaholes are formed in the insulating layer 39 on the back side of the board 31 .
- Electroless and the subsequent electrolytic copper plating treatments are conducted to form a copper plated coating on the insulating layer 38 and on the side wall of the viaholes 40 .
- the copper plated coating is then patterned by etching to form the first upper wiring pattern 42 , which is electrically connected to the front side base wiring pattern 32 through a via plated coating 41 on the side wall of the viaholes 40 .
- the multilayer wiring patterns including the front side laminate and the base wiring pattern 32 provide leads from terminals of a semiconductor chip 70 mounted on the package 30 .
- the insulating layers 39 and 45 on the back side of the core board 31 are bored by a laser beam to form viaholes 53 penetrating the insulating layers 39 and 45 so that portions of the back side base wiring pattern 33 are exposed.
- the viaholes 53 having a relatively large depth can be bored by laser beam machining.
- Electroless and subsequent electrolytic copper plating treatments are conducted to form a copper plated coating on the outermost back side insulating layer 45 and on the side wall of the viaholes 53 .
- the copper plated coating is then patterned by etching to an external connection wiring pattern 54 , which is electrically connected to the back side base wiring pattern 33 on the back side of the core board 31 through the via plated coating 56 , which is part of the copper plated coating.
- a solder resist layer 57 is formed on the outermost back side wiring pattern 54 , and then, is bored by photolithography to define external connection terminals 55 , which are part the wiring pattern 54 .
- the package 30 may further include solder balls or other bumps 59 for external connection.
- the wiring patterns on the front side of the core board 31 are sufficiently dense and fine to provide leads from a semiconductor chip so that extremely densely and finely disposed terminals of a semiconductor chip are electrically connected to far more sparsely disposed terminals of the base wiring pattern 32 step by step through a plurality of the front side wring patterns.
- the package structure of the present invention only requires formation of multiple wiring patterns on the front side of the core board and, on the back side, does not require formation of wiring patterns except for an optional power or ground plane to enable reduction in the number of process steps and the production cost.
- FIGS. 3A and 3B show a modified preferred embodiment of the package structure of the present invention, in which throughholes 34 of a core board 31 are closed on both ends with a plated metal 32 A formed on a filler resin 36 and on a portion of a base wiring pattern 32 surrounding the throughholes 34 and in which viaholes 53 are filled with a plated copper or other metal to form vias 61 instead of having the copper plated coating 56 shown in FIG. 2.
- This embodiment is advantageous because vias can be formed on vias and external connection terminals such as pins 62 can be also formed on vias to provide a package with a further improved wiring density and a reduced electrical resistivity of vias.
- FIGS. 4A to 4 C Another preferred embodiment of the package structure of the present invention will be described with reference to FIGS. 4A to 4 C, in which the corresponding parts are denoted by the same symbols as used in FIG. 2.
- insulating layers 38 and 39 are formed on a core board 31 and viaholes 40 are bored through the insulating layer 38 . At this stage, no viaholes are formed in the insulating layer 39 .
- Electroless and the subsequent electrolytic copper plating treatments are conducted to form a copper plated coating on the insulating layer 38 , the side wall of the viaholes 40 and the insulating layer 39 .
- the copper plated coatings on the insulating layers 38 and 39 are patterned by etching to form a wiring pattern 42 and a flat conductor layer 60 .
- a laminate of upper wiring patterns with intervening insulating layers is formed on the front side of the board 31 .
- Insulating layers 45 and 46 are formed on the flat copper plated coating 60 on the back side of the board 31 .
- the insulating layers 39 , 45 and 46 on the back side of the board 31 are bored by a laser beam to form viaholes 53 penetrating these insulating layers through.
- This is advantageously effected in such a manner that viaholes 53 are first bored through the insulating layers 45 and 46 , and then, the laser beam is further focused to bore the flat copper layer 60 to form viaholes with a reduced diameter, followed by boring the insulating layer 39 to form viaholes 53 b with a diameter a little smaller than that of the viaholes 53 a.
- boring of the copper layer 60 is effected by a laser beam having an energy a little higher than that of the laser beam used to bore the insulating layers 39 , 45 and 46 .
- Boring of the viaholes 53 having a large depth can be carried out by laser beam machining as described above.
- electroless and the subsequent electrolytic copper plating treatments are conducted to form a copper plated coating on the outermost insulating layer 46 and on the side wall of the viaholes 53 and the copper plated coating is then patterned by etching to form an outermost wiring pattern 54 having external connection terminals 55 and electrically connected to the back side base wiring pattern 33 on the back side of the core board 31 through a via 56 , which is part of the copper plated coating.
- a solder resist layer 57 is formed on the outermost wiring pattern 54 and, then, is bored by photolithography to expose the external connection terminals 55 .
- the package 30 may further include solder balls or other bumps 59 on the external connection terminals 55 .
- the copper layer 60 can serve as a power plane or a ground plane.
- the via 56 is stepped in the intermediate portion in which the copper layer 60 is partially exposed to provide an area to ensure secure bonding between the via 56 and a power plane or a ground plane formed by the copper layer 60 .
- a power plane or a ground plane may be formed on any insulating layer other than the outermost insulating layer 46 .
- This embodiment is advantageous because the package structure of the present invention only requires formation of multiple wiring patterns on the front side of the core board and, on the back side, does not require formation of wiring patterns except for the power or ground plane to enable reduction in the number of process steps and the production cost.
- insulating layers are preferably formed in the same number on both sides of the core board 31 to prevent undesired distortion of a package.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
Abstract
A package for semiconductor devices, comprising a core board having a front side with a front side base wiring pattern formed thereon and a back side with a back side base wiring pattern formed thereon, the front and back side wiring patterns being electrically connected to each other through a conductor segment penetrating the core board; a front side laminate of upper wiring patterns with intermediate insulating layers intervening therebetween on the front side base wiring pattern, in which each adjacent pair of the upper wiring patterns are electrically connected to each other through a via plated coating on a side wall of viaholes penetrating one of the intermediate insulating layers that intervenes between the adjacent pair and in which an outermost one of the upper wiring patterns is patterned for electrical connection to a semiconductor chip; a back side laminate of insulating layers on the back side base wiring pattern; an external connection wiring pattern including external connection terminals on the back side laminate of insulating layers; wherein the external connection wiring pattern is electrically connected to the back side base wiring pattern through a via penetrating the back side laminate of insulating layers.
Description
- 1. Field of the Invention
- The present invention relates to a package for semiconductor devices.
- 2. Description of the Related Art
- It is a growing trend to use a package for semiconductor devices in the form of a build-up board composed of a core board having multilayer wiring patterns formed on both sides by build-up process.
- FIG. 1 shows a build-up
board 10 having acore board 12 of an insulating material havingbase wiring patterns coating 15. - Insulating
layers base wiring patterns viaholes - Electroless and the subsequent electrolytic plating treatments are conducted to form a copper plated coating on the
insulating layers viaholes upper wiring patterns base wiring patterns viaholes - The process is repeated to form a multilayer wiring patterns on both sides of the
core board 12. - The
outermost wiring pattern 20 on the front side of thecore board 12 has pads to which asemiconductor chip 21 is bonded by flip-chip bonding. - The
outermost wiring pattern 22 on the back side of thecore board 12 has external connection terminals on whichsolder bumps 23 are formed for external connection. - The throughholes and viaholes are filled with a resin and the front and back surfaces are covered with
solder resist layers - The build-up
board 10 is advantageous because insulating layers are formed by application of a resin to provide a structure with a small height and thewiring patterns density semiconductor chip 21. - However, there is a problem in that the process requires a large number of steps causing an increased cost when forming insulating layers on both sides of a
core board 12 by application of a resin or other materials, boring viaholes in each of the insulating layers by laser machining or other methods, plating and etching to form a wiring pattern on each of the insulating layers. - The object of the present invention is to provide a package for semiconductor devices which can be produced in a reduced number of steps with a reduced cost.
- To achieve the object according to the present invention, there is provided a package for semiconductor devices, comprising:
- a core board having a front side with a front side base wiring pattern formed thereon and a back side with a back side base wiring pattern formed thereon, the front and back side wiring patterns being electrically connected to each other through a conductor segment penetrating the core board;
- a front side laminate of upper wiring patterns with intermediate insulating layers intervening therebetween on the front side base wiring pattern, in which each adjacent pair of the upper wiring patterns are electrically connected to each other through a via plated coating on a side wall of viaholes penetrating one of the intermediate insulating layers that intervenes between the adjacent pair and an outermost one of the upper wiring patterns is patterned for electrical connection to a semiconductor chip;
- a back side laminate of insulating layers on the back side base wiring pattern; and
- an external connection wiring pattern including external connection terminals on the back side laminate of insulating layers, wherein the external connection wiring pattern is electrically connected to the back side base wiring pattern through a via penetrating the back side laminate of insulating layers.
- The present inventive structure provides a reduced number of production steps and a reduced production cost because there are no wiring patterns within the back side laminate of insulating layers, except for optional power or ground planes.
- It is advantageous if the intermediate insulating layers on the front side of the core board and the insulating layers of the back side laminate are in the same number to provide similar structures on both sides of the core board, thereby preventing distortion of the core board or a completed package.
- The via penetrating the back side laminate of insulating layers may be either formed of a plated coating on a side wall of viaholes penetrating the back side laminate of insulating layers, or formed of a conductor segment filling the viaholes.
- The package may include bumps formed on the external connection terminals.
- The package may optionally include a power plane or a ground plane which intervenes between the insulating layers of the back side laminate and is electrically connected to the via penetrating the back side laminate.
- FIG. 1 shows a conventional package structure for semiconductor device, in a cross-sectional view;
- FIG. 2 shows a preferred embodiment of the package structure for semiconductor devices according to the present invention, in a cross-sectional view;
- FIGS. 3A and 3B show a modified embodiment of the package structure according to the present invention, in a cross-sectional view and an enlarged cross-sectional view, respectively; and
- FIGS. 4A to4C show process steps of producing another preferred embodiment of the package structure according to the present invention, in cross-sectional views.
- FIG. 2 schematically illustrates a cross section of a preferred embodiment of the package for semiconductor devices according to the present invention.
- A
package 30 for semiconductor devices includes acore board 31 of an insulating material havingbase wiring patterns throughholes 34, electroless- and electrolytic-copper plating the board to form a copper plated coating orconductor segment 35 on the side wall of thethroughholes 34, and then etching the copper cladding to form a desiredbase wiring patterns board 31. Thethroughholes 34 are filled with afiller resin 36. - The base wiring patterns may be of any metal other than copper.
- The
conductor segment 35 may not be composed of a plated coating but may be composed of a conducting material filling thethroughholes 34. - A front
side insulating layer 38 and a backside insulating layer 39 are then formed by applying polyimide or other resin in the form of liquid or a resin sheet onto thebase wiring pattern 32 on the front side of theboard 31 and onto thebase wiring pattern 33 on the back side of theboard 31. - The
insulating layer 38 on the front side of theboard 31 is then bored by a laser beam to formviaholes 40. At this stage, no viaholes are formed in theinsulating layer 39 on the back side of theboard 31. - Electroless and the subsequent electrolytic copper plating treatments are conducted to form a copper plated coating on the
insulating layer 38 and on the side wall of theviaholes 40. - The copper plated coating is then patterned by etching to form the first
upper wiring pattern 42, which is electrically connected to the front sidebase wiring pattern 32 through a via platedcoating 41 on the side wall of theviaholes 40. - The same process is repeated to form a front
side insulating layer 44 and a backside insulating layer 45 on theupper wiring pattern 42 and on the backside insulating layer 39, respectively, followed by formingviaholes 47 in the frontside insulating layer 44 and forming the secondupper wiring pattern 50 electrically connected to the firstupper wiring pattern 42 through a via platedcoating 48 formed on the side wall of theviaholes 47. - This produces a front side laminate of
upper wiring patterns side insulating layers core board 31, and on the back side of the core board, a back side laminate of the backside insulating layers - The multilayer wiring patterns including the front side laminate and the
base wiring pattern 32 provide leads from terminals of asemiconductor chip 70 mounted on thepackage 30. - The
insulating layers core board 31 are bored by a laser beam to formviaholes 53 penetrating theinsulating layers base wiring pattern 33 are exposed. Theviaholes 53 having a relatively large depth can be bored by laser beam machining. - Electroless and subsequent electrolytic copper plating treatments are conducted to form a copper plated coating on the outermost back
side insulating layer 45 and on the side wall of theviaholes 53. The copper plated coating is then patterned by etching to an externalconnection wiring pattern 54, which is electrically connected to the back sidebase wiring pattern 33 on the back side of thecore board 31 through the via platedcoating 56, which is part of the copper plated coating. - A
solder resist layer 57 is formed on the outermost backside wiring pattern 54, and then, is bored by photolithography to defineexternal connection terminals 55, which are part thewiring pattern 54. - Thus, a
package 30 for semiconductor devices is completed. - The
package 30 may further include solder balls orother bumps 59 for external connection. - The wiring patterns on the front side of the
core board 31 are sufficiently dense and fine to provide leads from a semiconductor chip so that extremely densely and finely disposed terminals of a semiconductor chip are electrically connected to far more sparsely disposed terminals of thebase wiring pattern 32 step by step through a plurality of the front side wring patterns. - Thus, the package structure of the present invention only requires formation of multiple wiring patterns on the front side of the core board and, on the back side, does not require formation of wiring patterns except for an optional power or ground plane to enable reduction in the number of process steps and the production cost.
- FIGS. 3A and 3B show a modified preferred embodiment of the package structure of the present invention, in which
throughholes 34 of acore board 31 are closed on both ends with a plated metal 32A formed on afiller resin 36 and on a portion of abase wiring pattern 32 surrounding thethroughholes 34 and in whichviaholes 53 are filled with a plated copper or other metal to formvias 61 instead of having the copper platedcoating 56 shown in FIG. 2. - This embodiment is advantageous because vias can be formed on vias and external connection terminals such as pins62 can be also formed on vias to provide a package with a further improved wiring density and a reduced electrical resistivity of vias.
- Another preferred embodiment of the package structure of the present invention will be described with reference to FIGS. 4A to4C, in which the corresponding parts are denoted by the same symbols as used in FIG. 2.
- As shown in FIG. 4A, insulating
layers core board 31 andviaholes 40 are bored through the insulatinglayer 38. At this stage, no viaholes are formed in the insulatinglayer 39. - Electroless and the subsequent electrolytic copper plating treatments are conducted to form a copper plated coating on the insulating
layer 38, the side wall of theviaholes 40 and the insulatinglayer 39. - The copper plated coatings on the insulating
layers wiring pattern 42 and aflat conductor layer 60. - A laminate of upper wiring patterns with intervening insulating layers is formed on the front side of the
board 31. - Insulating
layers coating 60 on the back side of theboard 31. - Referring to FIG. 4B, the insulating
layers board 31 are bored by a laser beam to form viaholes 53 penetrating these insulating layers through. This is advantageously effected in such a manner that viaholes 53 are first bored through the insulatinglayers flat copper layer 60 to form viaholes with a reduced diameter, followed by boring the insulatinglayer 39 to form viaholes 53 b with a diameter a little smaller than that of the viaholes 53 a. Namely, boring of thecopper layer 60 is effected by a laser beam having an energy a little higher than that of the laser beam used to bore the insulatinglayers - Boring of the
viaholes 53 having a large depth can be carried out by laser beam machining as described above. - Referring to FIG. 4C, electroless and the subsequent electrolytic copper plating treatments are conducted to form a copper plated coating on the outermost insulating
layer 46 and on the side wall of theviaholes 53 and the copper plated coating is then patterned by etching to form anoutermost wiring pattern 54 havingexternal connection terminals 55 and electrically connected to the back sidebase wiring pattern 33 on the back side of thecore board 31 through a via 56, which is part of the copper plated coating. - A solder resist
layer 57 is formed on theoutermost wiring pattern 54 and, then, is bored by photolithography to expose theexternal connection terminals 55. - Thus, a
package 30 for semiconductor devices is completed. - The
package 30 may further include solder balls orother bumps 59 on theexternal connection terminals 55. - In this embodiment, the
copper layer 60 can serve as a power plane or a ground plane. - As shown in FIG. 4C, the via56 is stepped in the intermediate portion in which the
copper layer 60 is partially exposed to provide an area to ensure secure bonding between the via 56 and a power plane or a ground plane formed by thecopper layer 60. - A power plane or a ground plane may be formed on any insulating layer other than the outermost insulating
layer 46. - This embodiment is advantageous because the package structure of the present invention only requires formation of multiple wiring patterns on the front side of the core board and, on the back side, does not require formation of wiring patterns except for the power or ground plane to enable reduction in the number of process steps and the production cost.
- In either of Examples 1 and 2, insulating layers are preferably formed in the same number on both sides of the
core board 31 to prevent undesired distortion of a package. - It will be readily recognized by a person skilled in the art that the present invention is not limited to the embodiments described herein but includes various modifications within the spirit of the present invention.
Claims (5)
1. A package for semiconductor devices, comprising:
a core board having a front side with a front side base wiring pattern formed thereon and a back side with a back side base wiring pattern formed thereon, the front and back side wiring patterns being electrically connected to each other through a conductor segment penetrating the core board;
a front side laminate of upper wiring patterns with intermediate insulating layers intervening therebetween on the front side base wiring pattern, in which each adjacent pair of the upper wiring patterns are electrically connected to each other through a via plated coating on a side wall of viaholes penetrating one of the intermediate insulating layers that intervenes between the adjacent pair and in which an outermost one of the upper wiring patterns is patterned for electrical connection to a semiconductor chip;
a back side laminate of insulating layers on the back side base wiring pattern; and
an external connection wiring pattern including external connection terminals on the back side laminate of insulating layers, wherein the external connection wiring pattern is electrically connected to the back side base wiring pattern through a via penetrating the back side laminate of insulating layers.
2. A package according to , wherein the via penetrating the back side laminate of insulating layers is either formed of a plated coating on a side wall of viaholes penetrating the back side laminate of insulating layers, or is formed of a conductor segment filling the viaholes.
claim 1
3. A package according to , wherein the intermediate insulating layers on the front side of the core board and the insulating layers of the back side laminate are arranged in the same number.
claim 1
4. A package according to , wherein the external connection terminals of the external connection wiring pattern have bumps or pins formed thereon.
claim 1
5. A package according to , further comprising a power plane or a ground plane intervening between the insulating layers of the back side laminate and electrically connected to the via penetrating the back side laminate.
claim 1
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11-015995 | 1999-01-25 | ||
JP01599599A JP3577421B2 (en) | 1999-01-25 | 1999-01-25 | Package for semiconductor device |
Publications (2)
Publication Number | Publication Date |
---|---|
US20010035570A1 true US20010035570A1 (en) | 2001-11-01 |
US6340841B2 US6340841B2 (en) | 2002-01-22 |
Family
ID=11904238
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/488,087 Expired - Lifetime US6340841B2 (en) | 1999-01-25 | 2000-01-20 | Build-up board package for semiconductor devices |
Country Status (2)
Country | Link |
---|---|
US (1) | US6340841B2 (en) |
JP (1) | JP3577421B2 (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6879492B2 (en) * | 2001-03-28 | 2005-04-12 | International Business Machines Corporation | Hyperbga buildup laminate |
US20060131730A1 (en) * | 2004-12-16 | 2006-06-22 | Junichi Nakamura | Semiconductor package and fabrication method |
US20090227073A1 (en) * | 2008-03-07 | 2009-09-10 | Ki Yong Lee | Method for manufacturing semiconductor package having improved bump structures |
US20110075392A1 (en) * | 2009-09-29 | 2011-03-31 | Astec International Limited | Assemblies and Methods for Directly Connecting Integrated Circuits to Electrically Conductive Sheets |
US8114712B1 (en) * | 2010-12-22 | 2012-02-14 | General Electric Company | Method for fabricating a semiconductor device package |
Families Citing this family (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE10125025A1 (en) * | 2001-05-22 | 2002-12-12 | Infineon Technologies Ag | Circuit board for memory components has contacts on first surface associated with memory component contacts, contact spheres connecting component and board contacts, conducting tracks |
TW552832B (en) * | 2001-06-07 | 2003-09-11 | Lg Electronics Inc | Hole plugging method for printed circuit boards, and hole plugging device |
US20030034124A1 (en) * | 2001-06-19 | 2003-02-20 | Yasuhiro Sugaya | Dielectric resonator, dielectric filter and method of producing the same, filter device combined to a transmit-receive antenna and communication apparatus using the same |
US7061095B2 (en) * | 2001-09-26 | 2006-06-13 | Intel Corporation | Printed circuit board conductor channeling |
US7084354B2 (en) * | 2002-06-14 | 2006-08-01 | Intel Corporation | PCB method and apparatus for producing landless interconnects |
US20050001309A1 (en) * | 2003-06-20 | 2005-01-06 | Akinori Tanaka | Printed wiring board for mounting semiconductor |
JP4588046B2 (en) * | 2007-05-31 | 2010-11-24 | 三洋電機株式会社 | Circuit device and manufacturing method thereof |
US20110024898A1 (en) * | 2009-07-31 | 2011-02-03 | Ati Technologies Ulc | Method of manufacturing substrates having asymmetric buildup layers |
JP6394136B2 (en) * | 2014-07-14 | 2018-09-26 | 凸版印刷株式会社 | Package substrate and manufacturing method thereof |
JP2017123376A (en) * | 2016-01-05 | 2017-07-13 | イビデン株式会社 | Printed Wiring Board |
US10332832B2 (en) * | 2017-08-07 | 2019-06-25 | General Electric Company | Method of manufacturing an electronics package using device-last or device-almost last placement |
US20200312732A1 (en) | 2018-09-14 | 2020-10-01 | Mediatek Inc. | Chip scale package structure and method of forming the same |
US11450606B2 (en) | 2018-09-14 | 2022-09-20 | Mediatek Inc. | Chip scale package structure and method of forming the same |
US20240074056A1 (en) * | 2020-11-27 | 2024-02-29 | Kyocera Corporation | Printed wiring board and printed wiring board manufacturing substrate |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5473120A (en) * | 1992-04-27 | 1995-12-05 | Tokuyama Corporation | Multilayer board and fabrication method thereof |
JP3289858B2 (en) | 1993-09-29 | 2002-06-10 | 凸版印刷株式会社 | Method of manufacturing multi-chip module and method of mounting on printed wiring board |
KR960015869A (en) * | 1994-10-03 | 1996-05-22 | Semiconductor package integrated with semiconductor chip and manufacturing method thereof | |
US5714801A (en) * | 1995-03-31 | 1998-02-03 | Kabushiki Kaisha Toshiba | Semiconductor package |
JP3361427B2 (en) | 1995-04-28 | 2003-01-07 | 日本ビクター株式会社 | Multilayer printed wiring board and method of manufacturing the same |
JPH1065034A (en) * | 1996-08-21 | 1998-03-06 | Ngk Spark Plug Co Ltd | Wiring substrate for electronic parts and package of electronic parts |
US6081026A (en) * | 1998-11-13 | 2000-06-27 | Fujitsu Limited | High density signal interposer with power and ground wrap |
-
1999
- 1999-01-25 JP JP01599599A patent/JP3577421B2/en not_active Expired - Fee Related
-
2000
- 2000-01-20 US US09/488,087 patent/US6340841B2/en not_active Expired - Lifetime
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6879492B2 (en) * | 2001-03-28 | 2005-04-12 | International Business Machines Corporation | Hyperbga buildup laminate |
US20060131730A1 (en) * | 2004-12-16 | 2006-06-22 | Junichi Nakamura | Semiconductor package and fabrication method |
CN1832152B (en) * | 2004-12-16 | 2010-05-26 | 新光电气工业株式会社 | Semiconductor package and fabrication method thereof |
US7838982B2 (en) * | 2004-12-16 | 2010-11-23 | Shinko Electric Industries Co., Ltd. | Semiconductor package having connecting bumps |
TWI471956B (en) * | 2004-12-16 | 2015-02-01 | Shinko Electric Ind Co | Semiconductor package and fabrication method |
US20090227073A1 (en) * | 2008-03-07 | 2009-09-10 | Ki Yong Lee | Method for manufacturing semiconductor package having improved bump structures |
US8383461B2 (en) * | 2008-03-07 | 2013-02-26 | Hynix Semiconductor Inc. | Method for manufacturing semiconductor package having improved bump structures |
US20110075392A1 (en) * | 2009-09-29 | 2011-03-31 | Astec International Limited | Assemblies and Methods for Directly Connecting Integrated Circuits to Electrically Conductive Sheets |
US9706638B2 (en) | 2009-09-29 | 2017-07-11 | Astec International Limited | Assemblies and methods for directly connecting integrated circuits to electrically conductive sheets |
US8114712B1 (en) * | 2010-12-22 | 2012-02-14 | General Electric Company | Method for fabricating a semiconductor device package |
US20120161325A1 (en) * | 2010-12-22 | 2012-06-28 | General Electric Company | Semiconductor device package |
US8334593B2 (en) * | 2010-12-22 | 2012-12-18 | General Electric Company | Semiconductor device package |
Also Published As
Publication number | Publication date |
---|---|
JP2000216289A (en) | 2000-08-04 |
JP3577421B2 (en) | 2004-10-13 |
US6340841B2 (en) | 2002-01-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6340841B2 (en) | Build-up board package for semiconductor devices | |
US6545353B2 (en) | Multilayer wiring board and semiconductor device | |
JP3629375B2 (en) | Multilayer circuit board manufacturing method | |
TWI246753B (en) | Package substrate for electrolytic leadless plating and manufacturing method thereof | |
US20110209905A1 (en) | Wiring board and method for manufacturing the same | |
JP2003031925A (en) | Structure with flush circuit feature and manufacturing method therefor | |
JP2010135721A (en) | Printed circuit board comprising metal bump and method of manufacturing the same | |
US20110114372A1 (en) | Printed wiring board | |
TW587322B (en) | Substrate with stacked via and fine circuit thereon, and method for fabricating the same | |
KR20060106766A (en) | Method of production of circuit board utilizing electroplating | |
US8826531B1 (en) | Method for making an integrated circuit substrate having laminated laser-embedded circuit layers | |
JP2006100789A (en) | Manufacturing method of electric wiring structure | |
US6730859B2 (en) | Substrate for mounting electronic parts thereon and method of manufacturing same | |
JP3592129B2 (en) | Manufacturing method of multilayer wiring board | |
EP1035581A2 (en) | Multilayer wiring board | |
JP4219541B2 (en) | Wiring board and method of manufacturing wiring board | |
JP2011216519A (en) | Method of manufacturing wiring board | |
JP4187049B2 (en) | Multilayer wiring board and semiconductor device using the same | |
JP4282161B2 (en) | Multilayer printed wiring board and method for manufacturing multilayer printed wiring board | |
JP2000216513A (en) | Wiring board and manufacturing method using the same | |
JPH10261854A (en) | Printed wiring board and manufacturing method thereof | |
JP2001308484A (en) | Circuit board and manufacturing method therefor | |
JP2003243831A (en) | Printed wiring board and its producing method | |
JP2010519769A (en) | High speed memory package | |
JP2004111578A (en) | Process for producing build-up printed wiring board with heat spreader and build-up printed wiring board with heat spreader |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SHINKO ELECTRIC INDUSTRIES CO., LTD., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:IIJIMA, TAKAHIRO;ROKUGAWA, AKIO;REEL/FRAME:010562/0138 Effective date: 19991216 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |