US20110075392A1 - Assemblies and Methods for Directly Connecting Integrated Circuits to Electrically Conductive Sheets - Google Patents

Assemblies and Methods for Directly Connecting Integrated Circuits to Electrically Conductive Sheets Download PDF

Info

Publication number
US20110075392A1
US20110075392A1 US12/568,941 US56894109A US2011075392A1 US 20110075392 A1 US20110075392 A1 US 20110075392A1 US 56894109 A US56894109 A US 56894109A US 2011075392 A1 US2011075392 A1 US 2011075392A1
Authority
US
United States
Prior art keywords
electrically conductive
conductive sheet
electrically
circuit
integrated circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US12/568,941
Inventor
Daryl Weispfennig
Bradley Schumacher
Kwong Kei Chin
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Astec International Ltd
Original Assignee
Astec International Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Astec International Ltd filed Critical Astec International Ltd
Priority to US12/568,941 priority Critical patent/US20110075392A1/en
Assigned to ASTEC INTERNATIONAL LIMITED reassignment ASTEC INTERNATIONAL LIMITED ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: SCHUMACHER, BRADLEY, WEISPFENNIG, DARYL, CHIN, KWONG KEI
Priority to PCT/US2010/046947 priority patent/WO2011041051A2/en
Priority to CN201080043073.9A priority patent/CN102576695B/en
Publication of US20110075392A1 publication Critical patent/US20110075392A1/en
Priority to US14/996,623 priority patent/US9706638B2/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0201Thermal arrangements, e.g. for cooling, heating or preventing overheating
    • H05K1/0203Cooling of mounted components
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0213Electrical arrangements not otherwise provided for
    • H05K1/0263High current adaptations, e.g. printed high current conductors or using auxiliary non-printed means; Fine and coarse circuit patterns on one circuit board
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49537Plurality of lead frames mounted in one device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49541Geometry of the lead-frame
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49568Lead-frames or other flat leads specifically adapted to facilitate heat dissipation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49579Lead-frames or other flat leads characterised by the materials of the lead frames or layers thereon
    • H01L23/49582Metallic layers on lead frames
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0296Conductive pattern lay-out details not covered by sub groups H05K1/02 - H05K1/0295
    • H05K1/0298Multilayer circuits
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/03Use of materials for the substrate
    • H05K1/0313Organic insulating material
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/09Use of materials for the conductive, e.g. metallic pattern
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/11Printed elements for providing electric connections to or between printed circuits
    • H05K1/115Via connections; Lands around holes or via connections
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/18Printed circuits structurally associated with non-printed electric components
    • H05K1/181Printed circuits structurally associated with non-printed electric components associated with surface mounted components
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/10Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
    • H05K3/20Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by affixing prefabricated conductor pattern
    • H05K3/202Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by affixing prefabricated conductor pattern using self-supporting metal foil pattern
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/03Conductive materials
    • H05K2201/0332Structure of the conductor
    • H05K2201/0335Layered conductors or foils
    • H05K2201/0352Differences between the conductors of different layers of a multilayer
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09818Shape or layout details not covered by a single group of H05K2201/09009 - H05K2201/09809
    • H05K2201/09881Coating only between conductors, i.e. flush with the conductors
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09818Shape or layout details not covered by a single group of H05K2201/09009 - H05K2201/09809
    • H05K2201/09972Partitioned, e.g. portions of a PCB dedicated to different functions; Boundary lines therefore; Portions of a PCB being processed separately or differently
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10007Types of components
    • H05K2201/10166Transistor
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621Components characterised by their electrical contacts
    • H05K2201/10689Leaded Integrated Circuit [IC] package, e.g. dual-in-line [DIL]
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/17Post-manufacturing processes
    • H05K2203/175Configurations of connections suitable for easy deletion, e.g. modifiable circuits or temporary conductors for electroplating; Processes for deleting connections
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/40Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/42Plated through-holes or plated via connections
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/46Manufacturing multilayer circuits
    • H05K3/4602Manufacturing multilayer circuits characterized by a special circuit board as base or central core whereon additional circuit layers are built or additional circuit boards are laminated
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50Manufacturing or production processes characterised by the final manufactured product
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49124On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49126Assembling bases

Definitions

  • the present disclosure relates to integrated circuit assemblies and methods for directly connecting integrated circuits to electrically conductive sheets.
  • Integrated circuits are commonly mounted to circuit boards by inserting leads (sometimes referred to as pins) of the integrated circuit into holes in the board and soldering the leads to the board.
  • leads are typically soldered to conductive pads on the circuit board.
  • the leads of an integrated circuit are typically connected to other component leads on the board by conductive traces and vias on the outer and/or inner layer(s) of the board.
  • an integrated circuit assembly includes a first electrically conductive sheet, a second electrically conductive sheet electrically isolated from the first electrically conductive sheet, a non-conductive material disposed between the first and second electrically conductive sheets, an electrical trace disposed on the non-conductive material and electrically isolated from the first and second electrically conductive sheets, and an integrated circuit having at least one lead directly connected to the first electrically conductive sheet, at least one lead directly connected to the second electrically conductive sheet, and at least one lead electrically connected to the electrical trace.
  • an integrated circuit assembly includes a first electrically conductive sheet, a second electrically conductive sheet electrically isolated from the first electrically conductive sheet, a non-conductive material disposed between the first and second electrically conductive sheets, a conductive via formed in at least the non-conductive material and electrically isolated from the first and second electrically conductive sheets, an integrated circuit positioned on a first side of the electrically conductive sheets and having at least one lead directly connected to the first electrically conductive sheet, at least one lead directly connected to the second electrically conductive sheet, and at least one lead electrically connected to the conductive via, a circuit board positioned on a second side of the electrically conductive sheets, and at least one control circuit disposed on the circuit board and electrically connected to the conductive via for providing a control signal to the integrated circuit.
  • a method of making an integrated circuit assembly includes disposing a non-conductive material in an opening between first and second electrically conductive sheets, plating at least a portion of a first side of the non-conductive material, removing at least a portion of the plating from the non-conductive material to form an electrical trace disposed on the non-conductive material and electrically isolated from the first and second electrically conductive sheets, and soldering at least one lead of an integrated circuit directly to each of the first and second electrically conductive sheets and at least one lead of the integrated circuit to the electrical trace.
  • FIG. 1 is a plan view of an integrated circuit assembly according to one example embodiment of the present disclosure.
  • FIGS. 2A and 2B are top and bottom perspective views of an integrated circuit assembly according to another example embodiment of the present disclosure.
  • FIG. 3 is a perspective view of a power converter including the integrated circuit assembly of FIG. 2 .
  • FIG. 4 is a sectional perspective view of a portion of an integrated circuit assembly having a multi-layer circuit board according to another example embodiment.
  • FIGS. 5A and 5B are top and sectional views of an electrically conductive sheet according to another example of the present disclosure.
  • FIG. 6 is a sectional view of the electrically conductive sheet of FIG. 5 after an opening is filled with a non-conductive material.
  • FIG. 7 is a sectional view of the electrically conductive sheet of FIG. 6 after removal of excess non-conductive material
  • FIG. 8 is a sectional view of a circuit board coupled to the electrically conductive sheet of FIG. 7 ;
  • FIG. 9 is a sectional view of the assembly of FIG. 8 with holes formed through the circuit board, the electrically conductive sheet, and the non-conductive material.
  • FIG. 10 is a sectional view of the assembly of FIG. 9 after the assembly is plated with an electrically conductive material.
  • FIG. 11 is a sectional view of the assembly of FIG. 10 after removal of a portion of the plating.
  • Example embodiments are provided so that this disclosure will be thorough, and will fully convey the scope to those who are skilled in the art. Numerous specific details are set forth such as examples of specific components, devices, and methods, to provide a thorough understanding of embodiments of the present disclosure. It will be apparent to those skilled in the art that specific details need not be employed, that example embodiments may be embodied in many different forms and that neither should be construed to limit the scope of the disclosure. In some example embodiments, well-known methods, well-known device structures, and well-known technologies are not described in detail.
  • first, second, third, etc. may be used herein to describe various elements, components, regions, layers and/or sections, these elements, components, regions, layers and/or sections should not be limited by these terms. These terms may be only used to distinguish one element, component, region, layer or section from another element, component, region, layer or section. Terms such as “first,” “second,” and other numerical terms when used herein do not imply a sequence or order unless clearly indicated by the context. Thus, a first element, component, region, layer or section discussed below could be termed a second element, component, region, layer or section without departing from the teachings of the example embodiments.
  • Spatially relative terms such as “inner,” “outer,” “beneath”, “top”, “bottom”, “above”, “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures.
  • Spatially relative terms may be intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. For example, if the device in the figures is turned over, elements described as “below” or “beneath” other elements or features would then be oriented “above” the other elements or features. Thus, the example term “below” can encompass both an orientation of above and below.
  • the device may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein interpreted accordingly.
  • a circuit assembly includes a first electrically conductive sheet, a second electrically conductive sheet electrically isolated from the first electrically conductive sheet, a non-conductive material disposed between the first and second electrically conductive sheets, an electrical trace disposed on the non-conductive material and electrically isolated from the first and second electrically conductive sheets, and an integrated circuit having at least one lead directly connected to the first electrically conductive sheet, at least one lead directly connected to the second electrically conductive sheet, and at least one lead electrically connected to the electrical trace. Direct connection of the integrated circuit leads to the electrically conductive sheets can minimize resistance in the current paths to and from the integrated circuit leads. Additionally, the electrically conductive sheets may dissipate heat generated by current flowing therethrough.
  • FIG. 1 illustrates one example embodiment of an integrated circuit assembly 100 incorporating this aspect of the present disclosure.
  • the circuit assembly 100 includes electrically conductive sheets 102 , 104 and non-conductive material 106 disposed between the electrically conductive sheets 102 , 104 .
  • the circuit assembly 100 further includes an electrical trace 108 disposed on the non-conductive material 106 .
  • the electrical trace 108 is electrically isolated from each of the electrically conductive sheets 102 , 104 .
  • the circuit assembly 100 also includes an integrated circuit 110 (shown in phantom, for illustrative purposes) having multiple leads 112 - 126 .
  • leads 112 , 114 , 116 , 118 of the integrated circuit 110 are directly connected to the electrically conductive sheet 102 , and three leads 120 , 122 , 124 of the integrated circuit 110 are directly connected to the electrically conductive sheet 104 .
  • the other lead 126 is electrically connected to the electrical trace 108 .
  • the integrated circuit 110 may include power transistors such as FETs, BJTs, IGBTs, etc.
  • the integrated circuit 110 is a MOSFET having a SO-8 fine pitch surface mount package.
  • the leads 112 - 118 directly connected to the electrically conductive sheet 102 are drain leads
  • the leads 120 - 124 directly connected to the electrically conductive sheet 104 are source leads.
  • voltage is applied to the other lead 126 i.e., the gate
  • current flows between the drain and source leads 112 - 124 and between the electrically conductive sheets 102 , 104 .
  • other types of integrated circuits may be employed in the assembly of FIG. 1 , including those having a different number of leads and/or a different lead pitch than what is shown in FIG. 1 .
  • the non-conductive material 106 may include a dielectric resin, such as an epoxy resin, etc.
  • the epoxy resin may have a high glass transition temperature (Tg), e.g., about 160° C., and a low coefficient of thermal expansion (CTE), e.g., about 32 ppm/C below glass transition temperature and about 112 ppm/C above glass transition temperature.
  • Tg glass transition temperature
  • CTE coefficient of thermal expansion
  • the epoxy resin may be platable to permit the electrical trace 108 to be formed directly on the non-conductive material through a plating process.
  • other suitable non-conductive materials and constructions may be employed.
  • the electrically conductive sheets 102 , 104 each include a copper core plated with an electrically conductive material, e.g., copper, etc.
  • an electrically conductive material e.g., copper, etc.
  • other electrically conductive materials such as brass, nickel, tin, aluminum, silver, gold, etc., may be used for the cores and/or plating of the electrically conductive sheets, and the electrically conductive sheets may be formed in other ways. Further, in some embodiments, the electrically conductive sheets are not plated.
  • the electrically conductive sheets 102 , 104 each have a thickness of about 1 millimeter.
  • the about 1 millimeter thicknesses permit each lead of the integrated circuit 110 directly connected to one of the electrically conductive sheets 102 , 104 to conduct up to about 10 amps, without a significant increase in temperature.
  • the thickness, surface area and/or volume of the electrically conductive sheets may be selected based on the expected current flow or other considerations.
  • the electrically conductive sheets have thicknesses of about 0.5 millimeters, about 1.5 millimeters, about 2 millimeters, about 2.5 millimeters, and about 5 millimeters. It should be understood, however, that other thicknesses can and will be used in other embodiments.
  • lead 126 of the integrated circuit 110 is connected to the electrical trace 108 .
  • Current flow through the integrated circuit 110 may depend on a control signal applied to the lead 126 by a control circuit.
  • the control circuit may be disposed on the same or different side of the circuit assembly 100 as the integrated circuit 110 , and electrically connected to the trace 108 . Alternatively, the control circuit may be located on a different assembly, with the control signal supplied to the circuit assembly 100 through, e.g., a connector.
  • FIGS. 2A and 2B illustrate a circuit assembly 200 according to another example embodiment.
  • the circuit assembly 200 includes two integrated circuits 202 , 204 with leads directly connected to two electrically conductive sheets 208 , 210 on a top side of the assembly (shown in FIG. 2A ), and a circuit board 206 on a bottom side of the assembly (shown in FIG. 2B ).
  • This example assembly 200 can function as a busbar for high current applications, a heat sink to dissipate heat generated along the high current path(s), and a control circuit board for controlling one or more integrated circuits in the current path(s).
  • the ability to function as a heat sink may reduce or eliminate any need for an external heat sink (such as the heat sinks that are often coupled to busbars in the prior art).
  • the circuit assembly 200 includes the two electrically conductive sheets 208 , 210 separated by a non-conductive material 212 .
  • Electrical traces 214 , 216 are disposed on the non-conductive material 212 .
  • Each trace 214 , 216 includes a conductive via 218 , 220 formed in the non-conductive material 212 , between the top side and the bottom side of the circuit assembly 200 .
  • the circuit board 206 includes multiple control components 222 , which provide control signals to one or both integrated circuits 202 , 204 .
  • Each conductive via 218 , 220 provides the control signal from the circuit board 206 to a lead of each integrated circuit 202 , 204 electrically connected to the electrical traces 214 , 216 , respectively.
  • a circuit board may provide the same control signal to each integrated circuit, or provide different control signals to the integrated circuits such that, e.g., one integrated circuit may be “on” while the other integrated circuit is “off.”
  • the control signals are provided from the bottom side (layer) of the assembly 200 to the top side (layer) of the assembly through the conductive vias.
  • the assembly 200 may include additional conductive vias 224 , 226 for other purposes, such as coupling the circuit board to the voltages and/or currents present in one or both of the electrically conductive sheets.
  • the electrically conductive sheet 208 defines two input terminals 228 for coupling the circuit assembly 200 to a power source.
  • the electrically conductive sheet 210 defines an output terminal 230 for coupling the circuit assembly 200 to a load.
  • the number, shape and position of the input and output terminals may vary in any given implementation.
  • the circuit assembly 200 may be included in a power converter 300 .
  • the power converter 300 includes receptacles for receiving the terminals 228 , 230 of the circuit assembly 200 .
  • the power converter 300 may employ a forward converter or other suitable topology.
  • the circuit assembly 200 of FIG. 2 , and circuit assemblies according to other embodiments of this disclosure may be employed in a wide variety of other devices and systems, in addition to power converters.
  • the circuit board 206 is a double-sided board with a single insulation layer.
  • circuit boards having inner conductive layers can also be used.
  • FIG. 4 One example of an integrated circuit assembly 400 employing such a circuit board is shown in FIG. 4 .
  • the assembly 400 includes a circuit board having multiple insulation layers 402 and multiple circuit layers 404 (including an inner insulation layer and an inner circuit layer).
  • FIGS. 5-11 One example method of making an integrated circuit assembly will now be described with reference to FIGS. 5-11 . It should be understood, however, that integrated circuit assemblies, including those described above, can be formed by many other methods. Similarly, the example method described below can be used to make a wide variety of integrated circuit assemblies other than (or in addition to) the integrated circuit assemblies described above.
  • the example method of making an integrated circuit assembly includes positioning a non-conductive material in an opening defined by one or more electrically conductive sheets, forming an electrical trace on at least a portion of the non-conductive material, and soldering at least first and second leads of an integrated circuit directly to the electrically conductive sheet and the electrical trace, respectively.
  • the method may further include, if necessary or desirably, coupling a circuit board to a bottom side of the electrically conductive plate, possibly with a control circuit for providing control signals to the integrated circuit lead connected to the electrical trace.
  • FIGS. 5A and 5B illustrate one example of an electrically conductive sheet 500 defining an opening 502 therein.
  • the opening 502 can have any suitable size and shape, including non-circular and non-rectangular shapes.
  • the opening 502 is substantially L-shaped, and has an end that extends to a side edge of the electrically conductive sheet 500 .
  • the opening 502 can be formed by any suitable process including stamping, routing, cutting, drilling, etc.
  • the conductive sheet 500 is a solid copper sheet.
  • FIG. 6 illustrates the electrically conductive sheet 500 after a non-conductive material 504 is positioned in the opening 502 .
  • the non-conductive material 504 fills the opening 502 to excess, such that some material 504 extends above a top edge of the opening 502 .
  • the non-conductive material 504 may be positioned in the opening 502 flush with the top edge (and bottom edge, if desired) of the opening.
  • FIG. 7 illustrates the conductive sheet 500 after the non-conductive material 504 is optionally planarized, so the non-conductive material 504 is flush with a top edge of the opening 502 .
  • FIG. 8 illustrates the conductive sheet 500 of FIG. 7 with a circuit board 506 coupled to a bottom side of the conductive sheet 500 .
  • the circuit board 506 may be coupled to the conductive sheet 500 by, e.g., laminating one or more insulation layers of pre-impregnated composite fiber 520 and one or more circuit layers of foil 522 over each layer of composite fiber.
  • the circuit board 506 may be separately formed and then coupled to the conductive sheet 500 using any suitable process.
  • the method may also include forming conductive vias in the assembly.
  • FIG. 9 shows the assembly of FIG. 8 after holes 508 , 510 are formed in the electrically conductive sheet 500 , the non-conductive material 504 and the circuit board 506 using any suitable process such as drilling.
  • the method may further include plating (e.g., with copper) at least a portion of the exposed surfaces of the electrically conductive sheet 500 and the non-conductive material 504 , including the holes 508 , 510 .
  • the plating may be limited to a top side, bottom side, or a portion of one or more sides.
  • FIG. 10 illustrates the assembly of FIG. 9 after the top side of the assembly and the holes 508 , 510 are plated with an electrically conductive material. In the example of FIG. 10 , the plating is directly over and in direct contact with the non-conductive material 504 in the holes 508 , 510 .
  • FIG. 11 illustrates the assembly of FIG. 10 after some of the plating 512 is removed (e.g., by etching and/or stripping) from the non-conductive material 504 to form an electrical trace 514 disposed on the non-conductive material 504 .
  • the electrical trace 514 is electrically isolated from the electrically conductive sheet 500 .
  • FIG. 11 also illustrates one or more traces 516 formed on the circuit board 506 by removing some of the plating 512 from the circuit board 506 .
  • the method may also include removing a portion 518 (shown in FIG. 5A ) of the conductive sheet to essentially divide the electrically conductive sheet 500 into two conductive sheets 500 A, 500 B that are electrically isolated from one another. This may be done after removing the plating 512 , so portion 518 can provide support during the assembly process. Alternatively, portion 518 may be removed (including well before) removing the plating 512 . As another alternative, two electrically conductive sheets can be provided at the outset of the assembly process (in lieu of the single conductive sheet 500 ). The two conductive sheets can be arranged to define an opening therebetween. The opening can then be filled with a non-conductive material and further processed as described above.
  • the plated holes 508 , 510 form conductive vias for providing electrical conductivity between the top and bottom sides of the electrically conductive sheets and/or non-conductive material.
  • hole 510 forms a conductive via between an electrical trace 514 disposed on the non-conductive material 504 on the top side of the circuit assembly and a trace 516 included in the circuit board 506 on the bottom side.
  • the method may further include soldering at least one lead of an integrated circuit directly to the electrically conductive sheet 500 (or 500 A) and another lead of the integrated circuit to the electrical trace 514 .
  • a third lead of the integrated circuit may be soldered to the electrically conductive sheet 500 B.
  • a control circuit may be mounted on the circuit board and electrically connected to one of the leads of the integrated circuit by a conductive via. In this manner, the control circuit on one side of the assembly may be used to control an integrated circuit on another side of the assembly.

Abstract

An integrated circuit assembly includes a first electrically conductive sheet, a second electrically conductive sheet electrically isolated from the first electrically conductive sheet, a non-conductive material disposed between the first and second electrically conductive sheets, an electrical trace disposed on the non-conductive material and electrically isolated from the first and second electrically conductive sheets, and an integrated circuit having at least one lead directly connected to the first electrically conductive sheet, at least one lead directly connected to the second electrically conductive sheet, and at least one lead electrically connected to the electrical trace. Other integrated circuit assemblies and method for making integrated circuit assemblies are also disclosed.

Description

    FIELD
  • The present disclosure relates to integrated circuit assemblies and methods for directly connecting integrated circuits to electrically conductive sheets.
  • BACKGROUND
  • This section provides background information related to the present disclosure which is not necessarily prior art.
  • Integrated circuits are commonly mounted to circuit boards by inserting leads (sometimes referred to as pins) of the integrated circuit into holes in the board and soldering the leads to the board. For surface mount integrated circuits having a fine lead pitch, the leads are typically soldered to conductive pads on the circuit board. In either case, the leads of an integrated circuit are typically connected to other component leads on the board by conductive traces and vias on the outer and/or inner layer(s) of the board.
  • SUMMARY
  • This section provides a general summary of the disclosure, and is not a comprehensive disclosure of its full scope or all of its features.
  • According to one aspect of the present disclosure, an integrated circuit assembly includes a first electrically conductive sheet, a second electrically conductive sheet electrically isolated from the first electrically conductive sheet, a non-conductive material disposed between the first and second electrically conductive sheets, an electrical trace disposed on the non-conductive material and electrically isolated from the first and second electrically conductive sheets, and an integrated circuit having at least one lead directly connected to the first electrically conductive sheet, at least one lead directly connected to the second electrically conductive sheet, and at least one lead electrically connected to the electrical trace.
  • According to another aspect of the present disclosure, an integrated circuit assembly includes a first electrically conductive sheet, a second electrically conductive sheet electrically isolated from the first electrically conductive sheet, a non-conductive material disposed between the first and second electrically conductive sheets, a conductive via formed in at least the non-conductive material and electrically isolated from the first and second electrically conductive sheets, an integrated circuit positioned on a first side of the electrically conductive sheets and having at least one lead directly connected to the first electrically conductive sheet, at least one lead directly connected to the second electrically conductive sheet, and at least one lead electrically connected to the conductive via, a circuit board positioned on a second side of the electrically conductive sheets, and at least one control circuit disposed on the circuit board and electrically connected to the conductive via for providing a control signal to the integrated circuit.
  • According to yet another aspect of the present disclosure, a method of making an integrated circuit assembly includes disposing a non-conductive material in an opening between first and second electrically conductive sheets, plating at least a portion of a first side of the non-conductive material, removing at least a portion of the plating from the non-conductive material to form an electrical trace disposed on the non-conductive material and electrically isolated from the first and second electrically conductive sheets, and soldering at least one lead of an integrated circuit directly to each of the first and second electrically conductive sheets and at least one lead of the integrated circuit to the electrical trace.
  • Further areas of applicability will become apparent from the description provided herein. It should be understood that various aspects of this disclosure may be implemented individually or in combination with one or more other aspects. It should also be understood that the description and specific examples in this summary are intended for purposes of illustration only and are not intended to limit the scope of the present disclosure.
  • DRAWINGS
  • The drawings described herein are for illustrative purposes only of selected embodiments and not all possible implementations, and are not intended to limit the scope of the present disclosure.
  • FIG. 1 is a plan view of an integrated circuit assembly according to one example embodiment of the present disclosure.
  • FIGS. 2A and 2B are top and bottom perspective views of an integrated circuit assembly according to another example embodiment of the present disclosure.
  • FIG. 3 is a perspective view of a power converter including the integrated circuit assembly of FIG. 2.
  • FIG. 4 is a sectional perspective view of a portion of an integrated circuit assembly having a multi-layer circuit board according to another example embodiment.
  • FIGS. 5A and 5B are top and sectional views of an electrically conductive sheet according to another example of the present disclosure.
  • FIG. 6 is a sectional view of the electrically conductive sheet of FIG. 5 after an opening is filled with a non-conductive material.
  • FIG. 7 is a sectional view of the electrically conductive sheet of FIG. 6 after removal of excess non-conductive material;
  • FIG. 8 is a sectional view of a circuit board coupled to the electrically conductive sheet of FIG. 7;
  • FIG. 9 is a sectional view of the assembly of FIG. 8 with holes formed through the circuit board, the electrically conductive sheet, and the non-conductive material.
  • FIG. 10 is a sectional view of the assembly of FIG. 9 after the assembly is plated with an electrically conductive material.
  • FIG. 11 is a sectional view of the assembly of FIG. 10 after removal of a portion of the plating.
  • DETAILED DESCRIPTION
  • Example embodiments will now be described more fully with reference to the accompanying drawings.
  • Example embodiments are provided so that this disclosure will be thorough, and will fully convey the scope to those who are skilled in the art. Numerous specific details are set forth such as examples of specific components, devices, and methods, to provide a thorough understanding of embodiments of the present disclosure. It will be apparent to those skilled in the art that specific details need not be employed, that example embodiments may be embodied in many different forms and that neither should be construed to limit the scope of the disclosure. In some example embodiments, well-known methods, well-known device structures, and well-known technologies are not described in detail.
  • The terminology used herein is for the purpose of describing particular example embodiments only and is not intended to be limiting. As used herein, the singular forms “a”, “an” and “the” may be intended to include the plural forms as well, unless the context clearly indicates otherwise. The terms “comprises,” “comprising,” “including,” and “having,” are inclusive and therefore specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof. The method steps, methods, and operations described herein are not to be construed as necessarily requiring their performance in the particular order discussed or illustrated, unless specifically identified as an order of performance. It is also to be understood that additional or alternative steps may be employed.
  • Although the terms first, second, third, etc. may be used herein to describe various elements, components, regions, layers and/or sections, these elements, components, regions, layers and/or sections should not be limited by these terms. These terms may be only used to distinguish one element, component, region, layer or section from another element, component, region, layer or section. Terms such as “first,” “second,” and other numerical terms when used herein do not imply a sequence or order unless clearly indicated by the context. Thus, a first element, component, region, layer or section discussed below could be termed a second element, component, region, layer or section without departing from the teachings of the example embodiments.
  • Spatially relative terms, such as “inner,” “outer,” “beneath”, “top”, “bottom”, “above”, “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures. Spatially relative terms may be intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. For example, if the device in the figures is turned over, elements described as “below” or “beneath” other elements or features would then be oriented “above” the other elements or features. Thus, the example term “below” can encompass both an orientation of above and below. The device may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein interpreted accordingly.
  • According to one aspect of the present disclosure, a circuit assembly includes a first electrically conductive sheet, a second electrically conductive sheet electrically isolated from the first electrically conductive sheet, a non-conductive material disposed between the first and second electrically conductive sheets, an electrical trace disposed on the non-conductive material and electrically isolated from the first and second electrically conductive sheets, and an integrated circuit having at least one lead directly connected to the first electrically conductive sheet, at least one lead directly connected to the second electrically conductive sheet, and at least one lead electrically connected to the electrical trace. Direct connection of the integrated circuit leads to the electrically conductive sheets can minimize resistance in the current paths to and from the integrated circuit leads. Additionally, the electrically conductive sheets may dissipate heat generated by current flowing therethrough.
  • FIG. 1 illustrates one example embodiment of an integrated circuit assembly 100 incorporating this aspect of the present disclosure. The circuit assembly 100 includes electrically conductive sheets 102,104 and non-conductive material 106 disposed between the electrically conductive sheets 102, 104. The circuit assembly 100 further includes an electrical trace 108 disposed on the non-conductive material 106. The electrical trace 108 is electrically isolated from each of the electrically conductive sheets 102, 104. The circuit assembly 100 also includes an integrated circuit 110 (shown in phantom, for illustrative purposes) having multiple leads 112-126. Four leads 112, 114, 116, 118 of the integrated circuit 110 are directly connected to the electrically conductive sheet 102, and three leads 120, 122, 124 of the integrated circuit 110 are directly connected to the electrically conductive sheet 104. The other lead 126 is electrically connected to the electrical trace 108.
  • The integrated circuit 110 may include power transistors such as FETs, BJTs, IGBTs, etc. In some embodiments, the integrated circuit 110 is a MOSFET having a SO-8 fine pitch surface mount package. In that event, the leads 112-118 directly connected to the electrically conductive sheet 102 are drain leads, and the leads 120-124 directly connected to the electrically conductive sheet 104 are source leads. When voltage is applied to the other lead 126, i.e., the gate, current flows between the drain and source leads 112-124 and between the electrically conductive sheets 102, 104. Alternatively, other types of integrated circuits may be employed in the assembly of FIG. 1, including those having a different number of leads and/or a different lead pitch than what is shown in FIG. 1.
  • The non-conductive material 106 may include a dielectric resin, such as an epoxy resin, etc. The epoxy resin may have a high glass transition temperature (Tg), e.g., about 160° C., and a low coefficient of thermal expansion (CTE), e.g., about 32 ppm/C below glass transition temperature and about 112 ppm/C above glass transition temperature. Further, the epoxy resin may be platable to permit the electrical trace 108 to be formed directly on the non-conductive material through a plating process. Alternatively, other suitable non-conductive materials and constructions may be employed.
  • Referring again to FIG. 1, the electrically conductive sheets 102, 104 each include a copper core plated with an electrically conductive material, e.g., copper, etc. Alternatively, other electrically conductive materials, such as brass, nickel, tin, aluminum, silver, gold, etc., may be used for the cores and/or plating of the electrically conductive sheets, and the electrically conductive sheets may be formed in other ways. Further, in some embodiments, the electrically conductive sheets are not plated.
  • The electrically conductive sheets 102, 104 each have a thickness of about 1 millimeter. In this particular embodiment, the about 1 millimeter thicknesses permit each lead of the integrated circuit 110 directly connected to one of the electrically conductive sheets 102, 104 to conduct up to about 10 amps, without a significant increase in temperature. The thickness, surface area and/or volume of the electrically conductive sheets may be selected based on the expected current flow or other considerations. In various embodiments, the electrically conductive sheets have thicknesses of about 0.5 millimeters, about 1.5 millimeters, about 2 millimeters, about 2.5 millimeters, and about 5 millimeters. It should be understood, however, that other thicknesses can and will be used in other embodiments.
  • As shown in FIG. 1, lead 126 of the integrated circuit 110 is connected to the electrical trace 108. Current flow through the integrated circuit 110 may depend on a control signal applied to the lead 126 by a control circuit. The control circuit may be disposed on the same or different side of the circuit assembly 100 as the integrated circuit 110, and electrically connected to the trace 108. Alternatively, the control circuit may be located on a different assembly, with the control signal supplied to the circuit assembly 100 through, e.g., a connector.
  • FIGS. 2A and 2B illustrate a circuit assembly 200 according to another example embodiment. The circuit assembly 200 includes two integrated circuits 202, 204 with leads directly connected to two electrically conductive sheets 208, 210 on a top side of the assembly (shown in FIG. 2A), and a circuit board 206 on a bottom side of the assembly (shown in FIG. 2B). This example assembly 200 can function as a busbar for high current applications, a heat sink to dissipate heat generated along the high current path(s), and a control circuit board for controlling one or more integrated circuits in the current path(s). Further, the ability to function as a heat sink may reduce or eliminate any need for an external heat sink (such as the heat sinks that are often coupled to busbars in the prior art).
  • The circuit assembly 200 includes the two electrically conductive sheets 208, 210 separated by a non-conductive material 212. Electrical traces 214, 216 are disposed on the non-conductive material 212. Each trace 214, 216 includes a conductive via 218, 220 formed in the non-conductive material 212, between the top side and the bottom side of the circuit assembly 200. The circuit board 206 includes multiple control components 222, which provide control signals to one or both integrated circuits 202, 204. Each conductive via 218, 220 provides the control signal from the circuit board 206 to a lead of each integrated circuit 202, 204 electrically connected to the electrical traces 214, 216, respectively. When a circuit assembly includes multiple integrated circuits, such as shown in FIG. 2, a circuit board may provide the same control signal to each integrated circuit, or provide different control signals to the integrated circuits such that, e.g., one integrated circuit may be “on” while the other integrated circuit is “off.” In the example of FIG. 2, the control signals are provided from the bottom side (layer) of the assembly 200 to the top side (layer) of the assembly through the conductive vias.
  • As shown in FIG. 2B, the assembly 200 may include additional conductive vias 224, 226 for other purposes, such as coupling the circuit board to the voltages and/or currents present in one or both of the electrically conductive sheets.
  • As shown in FIG. 2A, the electrically conductive sheet 208 defines two input terminals 228 for coupling the circuit assembly 200 to a power source. Similarly, the electrically conductive sheet 210 defines an output terminal 230 for coupling the circuit assembly 200 to a load. As should be apparent, the number, shape and position of the input and output terminals may vary in any given implementation.
  • As shown in FIG. 3, the circuit assembly 200 may be included in a power converter 300. The power converter 300 includes receptacles for receiving the terminals 228, 230 of the circuit assembly 200. The power converter 300 may employ a forward converter or other suitable topology. Alternatively, the circuit assembly 200 of FIG. 2, and circuit assemblies according to other embodiments of this disclosure, may be employed in a wide variety of other devices and systems, in addition to power converters.
  • In the example of FIG. 2, the circuit board 206 is a double-sided board with a single insulation layer. Alternatively, circuit boards having inner conductive layers can also be used. One example of an integrated circuit assembly 400 employing such a circuit board is shown in FIG. 4. As shown, the assembly 400 includes a circuit board having multiple insulation layers 402 and multiple circuit layers 404 (including an inner insulation layer and an inner circuit layer).
  • One example method of making an integrated circuit assembly will now be described with reference to FIGS. 5-11. It should be understood, however, that integrated circuit assemblies, including those described above, can be formed by many other methods. Similarly, the example method described below can be used to make a wide variety of integrated circuit assemblies other than (or in addition to) the integrated circuit assemblies described above.
  • The example method of making an integrated circuit assembly includes positioning a non-conductive material in an opening defined by one or more electrically conductive sheets, forming an electrical trace on at least a portion of the non-conductive material, and soldering at least first and second leads of an integrated circuit directly to the electrically conductive sheet and the electrical trace, respectively. The method may further include, if necessary or desirably, coupling a circuit board to a bottom side of the electrically conductive plate, possibly with a control circuit for providing control signals to the integrated circuit lead connected to the electrical trace.
  • FIGS. 5A and 5B illustrate one example of an electrically conductive sheet 500 defining an opening 502 therein. As will be appreciated, the opening 502 can have any suitable size and shape, including non-circular and non-rectangular shapes. In the example of FIG. 5, the opening 502 is substantially L-shaped, and has an end that extends to a side edge of the electrically conductive sheet 500. The opening 502 can be formed by any suitable process including stamping, routing, cutting, drilling, etc. In some embodiments, the conductive sheet 500 is a solid copper sheet.
  • FIG. 6 illustrates the electrically conductive sheet 500 after a non-conductive material 504 is positioned in the opening 502. In the example of FIG. 6, the non-conductive material 504 fills the opening 502 to excess, such that some material 504 extends above a top edge of the opening 502. Alternatively, the non-conductive material 504 may be positioned in the opening 502 flush with the top edge (and bottom edge, if desired) of the opening.
  • FIG. 7 illustrates the conductive sheet 500 after the non-conductive material 504 is optionally planarized, so the non-conductive material 504 is flush with a top edge of the opening 502.
  • FIG. 8 illustrates the conductive sheet 500 of FIG. 7 with a circuit board 506 coupled to a bottom side of the conductive sheet 500. The circuit board 506 may be coupled to the conductive sheet 500 by, e.g., laminating one or more insulation layers of pre-impregnated composite fiber 520 and one or more circuit layers of foil 522 over each layer of composite fiber. Alternatively, the circuit board 506 may be separately formed and then coupled to the conductive sheet 500 using any suitable process.
  • The method may also include forming conductive vias in the assembly. For example, FIG. 9 shows the assembly of FIG. 8 after holes 508, 510 are formed in the electrically conductive sheet 500, the non-conductive material 504 and the circuit board 506 using any suitable process such as drilling. The method may further include plating (e.g., with copper) at least a portion of the exposed surfaces of the electrically conductive sheet 500 and the non-conductive material 504, including the holes 508, 510. The plating may be limited to a top side, bottom side, or a portion of one or more sides. FIG. 10 illustrates the assembly of FIG. 9 after the top side of the assembly and the holes 508, 510 are plated with an electrically conductive material. In the example of FIG. 10, the plating is directly over and in direct contact with the non-conductive material 504 in the holes 508, 510.
  • FIG. 11 illustrates the assembly of FIG. 10 after some of the plating 512 is removed (e.g., by etching and/or stripping) from the non-conductive material 504 to form an electrical trace 514 disposed on the non-conductive material 504. The electrical trace 514 is electrically isolated from the electrically conductive sheet 500. FIG. 11 also illustrates one or more traces 516 formed on the circuit board 506 by removing some of the plating 512 from the circuit board 506.
  • The method may also include removing a portion 518 (shown in FIG. 5A) of the conductive sheet to essentially divide the electrically conductive sheet 500 into two conductive sheets 500A, 500B that are electrically isolated from one another. This may be done after removing the plating 512, so portion 518 can provide support during the assembly process. Alternatively, portion 518 may be removed (including well before) removing the plating 512. As another alternative, two electrically conductive sheets can be provided at the outset of the assembly process (in lieu of the single conductive sheet 500). The two conductive sheets can be arranged to define an opening therebetween. The opening can then be filled with a non-conductive material and further processed as described above.
  • Referring to FIG. 11, the plated holes 508, 510 form conductive vias for providing electrical conductivity between the top and bottom sides of the electrically conductive sheets and/or non-conductive material. Specifically, hole 510 forms a conductive via between an electrical trace 514 disposed on the non-conductive material 504 on the top side of the circuit assembly and a trace 516 included in the circuit board 506 on the bottom side.
  • The method may further include soldering at least one lead of an integrated circuit directly to the electrically conductive sheet 500 (or 500A) and another lead of the integrated circuit to the electrical trace 514. A third lead of the integrated circuit may be soldered to the electrically conductive sheet 500B. Further, a control circuit may be mounted on the circuit board and electrically connected to one of the leads of the integrated circuit by a conductive via. In this manner, the control circuit on one side of the assembly may be used to control an integrated circuit on another side of the assembly.
  • The foregoing description of the embodiments has been provided for purposes of illustration and description. It is not intended to be exhaustive or to limit the invention. Individual elements or features of a particular embodiment are generally not limited to that particular embodiment, but, where applicable, are interchangeable and can be used in a selected embodiment, even if not specifically shown or described. The same may also be varied in many ways. Such variations are not to be regarded as a departure from the invention, and all such modifications are intended to be included within the scope of the invention.

Claims (20)

1. An integrated circuit assembly comprising:
a first electrically conductive sheet;
a second electrically conductive sheet electrically isolated from the first electrically conductive sheet;
a non-conductive material disposed between the first and second electrically conductive sheets;
an electrical trace disposed on the non-conductive material and electrically isolated from the first and second electrically conductive sheets; and
an integrated circuit having at least one lead directly connected to the first electrically conductive sheet, at least one lead directly connected to the second electrically conductive sheet, and at least one lead electrically connected to the electrical trace.
2. The circuit assembly of claim 1, wherein the first and second electrically conductive sheets each include a copper core plated with an electrically conductive material.
3. The circuit assembly of claim 1, wherein the first electrically conductive sheet defines at least one input terminal for coupling the circuit assembly to a power source.
4. The circuit assembly of claim 3, wherein the second electrically conductive sheet defines at least one output terminal for coupling the circuit assembly to a load such that, when the integrated circuit is active, a current path is formed through the first electrically conductive sheet including the input terminal, the integrated circuit, and the second electrically conductive sheet including the output terminal.
5. The circuit assembly of claim 4, wherein the first and second electrically conductive sheets are adapted to radiate heat generated by current flow through the current path.
6. The circuit assembly of claim 4, wherein the non-conductive material separates and electrically isolates the first electrically conductive sheet from the second electrically conductive sheet.
7. The circuit assembly of claim 1, wherein the non-conductive material includes a dielectric resin.
8. The circuit assembly of claim 1, wherein the first and second electrically conductive sheets each have a thickness of at least about 0.5 millimeter.
9. The circuit assembly of claim 1, further comprising a control circuit for controlling the integrated circuit, the control circuit electrically connected to the electrical trace.
10. An integrated circuit assembly comprising:
a first electrically conductive sheet;
a second electrically conductive sheet electrically isolated from the first electrically conductive sheet;
a non-conductive material disposed between the first and second electrically conductive sheets;
a conductive via formed in at least the non-conductive material and electrically isolated from the first and second electrically conductive sheets;
an integrated circuit positioned on a first side of the electrically conductive sheets and having at least one lead directly connected to the first electrically conductive sheet, at least one lead directly connected to the second electrically conductive sheet, and at least one lead electrically connected to the conductive via;
a circuit board positioned on a second side of the electrically conductive sheets; and
at least one control circuit disposed on the circuit board and electrically connected to the conductive via for providing a control signal to the integrated circuit.
11. The circuit assembly of claim 10, wherein the integrated circuit includes a surface-mount power device, and wherein the control circuit is adapted to control the surface-mount power device to control current flow between the first electrically conductive sheet and the second electrically conductive sheet.
12. The circuit assembly of claim 11, wherein the first electrically conductive sheet defines at least one terminal for coupling the circuit assembly to a power source and the second electrically conductive sheet defines at least one terminal for coupling the circuit assembly to a load.
13. A power converter comprising the circuit assembly of claim 12.
14. The circuit assembly of claim 12, wherein the circuit board includes multiple insulated layers and multiple trace layers.
15. The circuit assembly of claim 12, wherein the first and second electrically conductive sheets each have a thickness of at least about 0.5 millimeter.
16. A method of making an integrated circuit assembly, the method comprising:
positioning a non-conductive material in an opening defined by one or more electrically conductive sheets;
forming an electrical trace on at least a portion of the non-conductive material; and
soldering at least first and second leads of an integrated circuit directly to said one electrically conductive sheet and the electrical trace, respectively.
17. The method of claim 16 wherein soldering includes soldering a third lead of the integrated circuit to a second electrically conductive sheet that is electrically isolated from said one electrically conductive sheet and the electrical trace.
18. The method of claim 16 wherein the integrated circuit is positioned on a first side of said one electrically conductive sheet, the method further comprising coupling a circuit board to a second side of said one electrically conductive sheet.
19. The method of claim 18 further comprising forming a via through the non-conductive material to electrically connect the electrical trace on the non-conductive material to at least one trace of the circuit board.
20. The method of claim 19 further comprising mounting a circuit element to the circuit board with the circuit element electrically connected to the second lead of the integrated circuit through the electrical trace on the non-conductive material, the via, and said one trace of the circuit board.
US12/568,941 2009-09-29 2009-09-29 Assemblies and Methods for Directly Connecting Integrated Circuits to Electrically Conductive Sheets Abandoned US20110075392A1 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
US12/568,941 US20110075392A1 (en) 2009-09-29 2009-09-29 Assemblies and Methods for Directly Connecting Integrated Circuits to Electrically Conductive Sheets
PCT/US2010/046947 WO2011041051A2 (en) 2009-09-29 2010-08-27 Assemblies and methods for directly connecting integrated circuits to electrically conductive sheets
CN201080043073.9A CN102576695B (en) 2009-09-29 2010-08-27 Assemblies and methods for directly connecting integrated circuits to electrically conductive sheets
US14/996,623 US9706638B2 (en) 2009-09-29 2016-01-15 Assemblies and methods for directly connecting integrated circuits to electrically conductive sheets

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US12/568,941 US20110075392A1 (en) 2009-09-29 2009-09-29 Assemblies and Methods for Directly Connecting Integrated Circuits to Electrically Conductive Sheets

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US14/996,623 Division US9706638B2 (en) 2009-09-29 2016-01-15 Assemblies and methods for directly connecting integrated circuits to electrically conductive sheets

Publications (1)

Publication Number Publication Date
US20110075392A1 true US20110075392A1 (en) 2011-03-31

Family

ID=43780186

Family Applications (2)

Application Number Title Priority Date Filing Date
US12/568,941 Abandoned US20110075392A1 (en) 2009-09-29 2009-09-29 Assemblies and Methods for Directly Connecting Integrated Circuits to Electrically Conductive Sheets
US14/996,623 Active 2029-10-13 US9706638B2 (en) 2009-09-29 2016-01-15 Assemblies and methods for directly connecting integrated circuits to electrically conductive sheets

Family Applications After (1)

Application Number Title Priority Date Filing Date
US14/996,623 Active 2029-10-13 US9706638B2 (en) 2009-09-29 2016-01-15 Assemblies and methods for directly connecting integrated circuits to electrically conductive sheets

Country Status (3)

Country Link
US (2) US20110075392A1 (en)
CN (1) CN102576695B (en)
WO (1) WO2011041051A2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI823350B (en) * 2022-04-19 2023-11-21 大陸商深圳市柯達科電子科技有限公司 Flexible circuit board connectors, touch screens and display devices

Citations (67)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3760384A (en) * 1970-10-27 1973-09-18 Cogar Corp Fet memory chip including fet devices therefor and fabrication method
US4809135A (en) * 1986-08-04 1989-02-28 General Electric Company Chip carrier and method of fabrication
US5132878A (en) * 1987-09-29 1992-07-21 Microelectronics And Computer Technology Corporation Customizable circuitry
US5165166A (en) * 1987-09-29 1992-11-24 Microelectronics And Computer Technology Corporation Method of making a customizable circuitry
US5475264A (en) * 1992-07-30 1995-12-12 Kabushiki Kaisha Toshiba Arrangement having multilevel wiring structure used for electronic component module
US5569957A (en) * 1994-10-31 1996-10-29 Harris Corporation Low inductance conductor topography for MOSFET circuit
US5631809A (en) * 1993-09-17 1997-05-20 Kabushiki Kaisha Toshiba Semiconductor device for ultrahigh frequency band and semiconductor apparatus including the semiconductor device
US5665651A (en) * 1993-07-15 1997-09-09 Kabushiki Kaisha Toshiba Process for encapsulating a semiconductor device and lead frame
US5672848A (en) * 1993-12-28 1997-09-30 Kabushiki Kaisha Toshiba Ceramic circuit board
US5986334A (en) * 1996-10-04 1999-11-16 Anam Industrial Co., Ltd. Semiconductor package having light, thin, simple and compact structure
US6249964B1 (en) * 1996-09-30 2001-06-26 O.K. Print Corporation Method for manufacturing a printed circuit board
US20010019856A1 (en) * 1998-05-27 2001-09-06 Hitachi, Ltd. Semiconductor device and method for manufacturing the same
US20010035570A1 (en) * 1999-01-25 2001-11-01 Takahiro Iijima Package for semiconductor devices
US20010045635A1 (en) * 2000-02-10 2001-11-29 International Rectifier Corp. Vertical conduction flip-chip device with bump contacts on single surface
US20010048154A1 (en) * 2000-05-24 2001-12-06 International Rectifier Corp. Three commonly housed diverse semiconductor dice
US20020008319A1 (en) * 1996-10-24 2002-01-24 International Rectifier Corporation Commonly housed diverse semiconductor
US20020015293A1 (en) * 1995-01-10 2002-02-07 Yutaka Akiba Low-EMI electronic apparatus, low-EMI circuit board, and method of manufacturing the low-EMI circuit board
US20020047198A1 (en) * 2000-12-14 2002-04-25 International Rectifier Corp. Semiconductor device package and lead frame with die overhanging lead frame pad
US20030003629A1 (en) * 2001-06-28 2003-01-02 Yasuhiro Koike Hybrid integrated circuit device and manufacturing method thereof
US20030025172A1 (en) * 2001-07-11 2003-02-06 Formfactor, Inc. Method of manufacturing a probe card
US6521845B1 (en) * 1997-06-12 2003-02-18 Intel Corporation Thermal spreading enhancements for motherboards using PBGAs
US20030052405A1 (en) * 2001-09-11 2003-03-20 Kabushiki Kaisha Toshiba Semiconductor device
US20030075785A1 (en) * 1999-12-01 2003-04-24 Amkor Technology, Inc. Packaging high power integrated circuit devices
US20030075796A1 (en) * 2001-10-19 2003-04-24 Toshiyuki Hata Semiconductor device
US20030132531A1 (en) * 2001-03-28 2003-07-17 Martin Standing Surface mounted package with die bottom spaced from support board
US20030151137A1 (en) * 2001-12-06 2003-08-14 Sanyo Electric Co., Ltd. Semiconductor device
US20030153128A1 (en) * 2002-02-06 2003-08-14 Hitachi, Ltd. Semiconductor device and manufacturing the same
US20030173640A1 (en) * 2002-03-15 2003-09-18 Hitachi, Ltd. Semiconductor device
US20030177635A1 (en) * 2001-04-27 2003-09-25 Arrington Edward L. Printed circuit board with mixed metallurgy pads and method of fabrication
US20040227431A1 (en) * 2003-01-28 2004-11-18 Fujitsu Media Devices Limited Surface acoustic wave device and method of fabricating the same
US20040262720A1 (en) * 2003-06-30 2004-12-30 Renesas Technology Corp. Semiconductor device
US20050116322A1 (en) * 2003-07-31 2005-06-02 Fumio Sando Circuit module
US20050121777A1 (en) * 2003-12-03 2005-06-09 Toshiyuki Hata Semiconductor device
US20050133818A1 (en) * 2003-12-17 2005-06-23 Johnson Jerry W. Gallium nitride material devices including an electrode-defining layer and methods of forming the same
US20050146339A1 (en) * 2001-07-11 2005-07-07 Formfactor, Inc. Method of manufacturing a probe card
US20050161785A1 (en) * 2004-01-28 2005-07-28 Tetsuya Kawashima Semiconductor device
US20050199987A1 (en) * 2002-04-30 2005-09-15 Tadatoshi Danno Semiconductor device and electronic device
US20050206010A1 (en) * 2004-03-18 2005-09-22 Noquil Jonathan A Multi-flip chip on lead frame on over molded IC package and method of assembly
US20050269684A1 (en) * 2004-06-08 2005-12-08 Seung-Duk Baek Semiconductor package including redistribution pattern and method of manufacturing the same
US20060055015A1 (en) * 2004-09-07 2006-03-16 International Rectifier Corp. Surface mount hermetic package for power semiconductor die
US20060055432A1 (en) * 2004-08-31 2006-03-16 Kabushiki Kaisha Toshiba Semiconductor module
US7038310B1 (en) * 1999-06-09 2006-05-02 Matsushita Electric Industrial Co., Ltd. Power module with improved heat dissipation
US20060169976A1 (en) * 2005-01-07 2006-08-03 Kabushiki Kaisha Toshiba Semiconductor device
US20060175700A1 (en) * 2005-02-10 2006-08-10 Hidemasa Kagii Semiconductor device and method of manufacturing the same
US20060197200A1 (en) * 1999-01-28 2006-09-07 Ryoichi Kajiwara Semiconductor device
US7109577B2 (en) * 2003-05-14 2006-09-19 Renesas Technology Corp. Semiconductor device and power supply system
US20060263988A1 (en) * 2005-05-17 2006-11-23 Hiroyuki Takahashi Semiconductor device
US20070001297A1 (en) * 2005-06-30 2007-01-04 Omron Corporation Circuit substrate
US7203071B2 (en) * 1999-09-02 2007-04-10 Kabushiki Kaisha Toshiba Component mounting circuit board with resin-molded section covering circuit pattern and inner components
US20070090523A1 (en) * 2005-10-20 2007-04-26 Ralf Otremba Semiconductor component and methods to produce a semiconductor component
US20070143995A1 (en) * 2005-10-25 2007-06-28 Tourne Joseph A Circuit board having a multi-signal via
US20070158819A1 (en) * 1999-02-17 2007-07-12 Toshinori Hirashima Semiconductor device and a method of manufacturing the same
US20070200537A1 (en) * 2006-02-24 2007-08-30 Noboru Akiyama Semiconductor device
US20080048322A1 (en) * 2004-06-08 2008-02-28 Samsung Electronics Co., Ltd. Semiconductor package including redistribution pattern and method of manufacturing the same
US20080142985A1 (en) * 2006-12-18 2008-06-19 Powertech Technology Inc. Wiring substrate with improvement in tensile strength of traces
US20080150105A1 (en) * 2005-06-13 2008-06-26 Infineon Technologies Ag Power Semiconductor Component Stack Using Lead Technology with Surface-Mountable External Contacts and a Method for Producing the Same
US7408251B2 (en) * 2003-07-31 2008-08-05 Renesas Technology Corp. Semiconductor packaging device comprising a semiconductor chip including a MOSFET
US20080230889A1 (en) * 2007-02-27 2008-09-25 Martin Standing Semiconductor package
US20080237856A1 (en) * 2007-03-26 2008-10-02 International Business Machines Corporation Semiconductor Package and Method for Fabricating the Same
US7436672B2 (en) * 2004-09-28 2008-10-14 Mitsubishi Denki Kabushiki Kaisha Semiconductor device and method of manufacture thereof
US20080251912A1 (en) * 2007-04-10 2008-10-16 Ralf Otremba Multi-Chip Module
US20080278873A1 (en) * 2007-05-10 2008-11-13 Texas Instruments Incorporated In package esd protections of ic using a thin film polymer
US20090001554A1 (en) * 2007-06-26 2009-01-01 Infineon Technologies Ag Semiconductor device
US20090194880A1 (en) * 2008-01-31 2009-08-06 Alpha & Omega Semiconductor, Ltd. Wafer level chip scale package and process of manufacture
US20090253278A1 (en) * 2008-04-07 2009-10-08 Mediatek Inc. Printed circuit board
US20090294936A1 (en) * 2008-05-28 2009-12-03 Yong Liu Four mosfet full bridge module
US7682935B2 (en) * 2005-06-08 2010-03-23 International Rectifier Corporation Process of manufacture of ultra thin semiconductor wafers with bonded conductive hard carrier

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02229512A (en) * 1989-12-08 1990-09-12 Wada Shoichi Production of plated perforated plate for filter medium
JPH05206596A (en) 1992-01-27 1993-08-13 Furukawa Electric Co Ltd:The Metal base printed circuit board
TWI267173B (en) * 2004-03-29 2006-11-21 Sanyo Electric Co Circuit device and method for manufacturing thereof
KR100704919B1 (en) * 2005-10-14 2007-04-09 삼성전기주식회사 Coreless substrate and manufacturing method thereof

Patent Citations (83)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3760384A (en) * 1970-10-27 1973-09-18 Cogar Corp Fet memory chip including fet devices therefor and fabrication method
US4809135A (en) * 1986-08-04 1989-02-28 General Electric Company Chip carrier and method of fabrication
US5132878A (en) * 1987-09-29 1992-07-21 Microelectronics And Computer Technology Corporation Customizable circuitry
US5165166A (en) * 1987-09-29 1992-11-24 Microelectronics And Computer Technology Corporation Method of making a customizable circuitry
US5438166A (en) * 1987-09-29 1995-08-01 Microelectronics And Computer Technology Corporation Customizable circuitry
US5475264A (en) * 1992-07-30 1995-12-12 Kabushiki Kaisha Toshiba Arrangement having multilevel wiring structure used for electronic component module
US5665651A (en) * 1993-07-15 1997-09-09 Kabushiki Kaisha Toshiba Process for encapsulating a semiconductor device and lead frame
US5631809A (en) * 1993-09-17 1997-05-20 Kabushiki Kaisha Toshiba Semiconductor device for ultrahigh frequency band and semiconductor apparatus including the semiconductor device
US5672848A (en) * 1993-12-28 1997-09-30 Kabushiki Kaisha Toshiba Ceramic circuit board
US5569957A (en) * 1994-10-31 1996-10-29 Harris Corporation Low inductance conductor topography for MOSFET circuit
US20020015293A1 (en) * 1995-01-10 2002-02-07 Yutaka Akiba Low-EMI electronic apparatus, low-EMI circuit board, and method of manufacturing the low-EMI circuit board
US6353540B1 (en) * 1995-01-10 2002-03-05 Hitachi, Ltd. Low-EMI electronic apparatus, low-EMI circuit board, and method of manufacturing the low-EMI circuit board.
US6249964B1 (en) * 1996-09-30 2001-06-26 O.K. Print Corporation Method for manufacturing a printed circuit board
US5986334A (en) * 1996-10-04 1999-11-16 Anam Industrial Co., Ltd. Semiconductor package having light, thin, simple and compact structure
US20020008319A1 (en) * 1996-10-24 2002-01-24 International Rectifier Corporation Commonly housed diverse semiconductor
US6521845B1 (en) * 1997-06-12 2003-02-18 Intel Corporation Thermal spreading enhancements for motherboards using PBGAs
US20010019856A1 (en) * 1998-05-27 2001-09-06 Hitachi, Ltd. Semiconductor device and method for manufacturing the same
US20010035570A1 (en) * 1999-01-25 2001-11-01 Takahiro Iijima Package for semiconductor devices
US20070029540A1 (en) * 1999-01-28 2007-02-08 Ryoichi Kajiwara Semiconductor device
US20080169537A1 (en) * 1999-01-28 2008-07-17 Ryoichi Kajiwara Semiconductor device
US20060197200A1 (en) * 1999-01-28 2006-09-07 Ryoichi Kajiwara Semiconductor device
US20060197196A1 (en) * 1999-01-28 2006-09-07 Ryoichi Kajiwara Semiconductor device
US20070158819A1 (en) * 1999-02-17 2007-07-12 Toshinori Hirashima Semiconductor device and a method of manufacturing the same
US7038310B1 (en) * 1999-06-09 2006-05-02 Matsushita Electric Industrial Co., Ltd. Power module with improved heat dissipation
US7203071B2 (en) * 1999-09-02 2007-04-10 Kabushiki Kaisha Toshiba Component mounting circuit board with resin-molded section covering circuit pattern and inner components
US20030075785A1 (en) * 1999-12-01 2003-04-24 Amkor Technology, Inc. Packaging high power integrated circuit devices
US20010045635A1 (en) * 2000-02-10 2001-11-29 International Rectifier Corp. Vertical conduction flip-chip device with bump contacts on single surface
US20040021233A1 (en) * 2000-02-10 2004-02-05 International Rectifier Corporation Vertical conduction flip-chip device with bump contacts on single surface
US20010048154A1 (en) * 2000-05-24 2001-12-06 International Rectifier Corp. Three commonly housed diverse semiconductor dice
US20020047198A1 (en) * 2000-12-14 2002-04-25 International Rectifier Corp. Semiconductor device package and lead frame with die overhanging lead frame pad
US20030132531A1 (en) * 2001-03-28 2003-07-17 Martin Standing Surface mounted package with die bottom spaced from support board
US20030177635A1 (en) * 2001-04-27 2003-09-25 Arrington Edward L. Printed circuit board with mixed metallurgy pads and method of fabrication
US20030003629A1 (en) * 2001-06-28 2003-01-02 Yasuhiro Koike Hybrid integrated circuit device and manufacturing method thereof
US20050146339A1 (en) * 2001-07-11 2005-07-07 Formfactor, Inc. Method of manufacturing a probe card
US20080272794A1 (en) * 2001-07-11 2008-11-06 Formfactor, Inc.. Method of manufacturing a probe card
US20030025172A1 (en) * 2001-07-11 2003-02-06 Formfactor, Inc. Method of manufacturing a probe card
US20070247176A1 (en) * 2001-07-11 2007-10-25 Formfactor, Inc. Method of Manufacturing a Probe Card
US20030052405A1 (en) * 2001-09-11 2003-03-20 Kabushiki Kaisha Toshiba Semiconductor device
US20030075796A1 (en) * 2001-10-19 2003-04-24 Toshiyuki Hata Semiconductor device
US20030151137A1 (en) * 2001-12-06 2003-08-14 Sanyo Electric Co., Ltd. Semiconductor device
US20030155645A1 (en) * 2002-02-06 2003-08-21 Hitachi, Ltd. Semiconductor device and manufacturing the same
US20030153128A1 (en) * 2002-02-06 2003-08-14 Hitachi, Ltd. Semiconductor device and manufacturing the same
US20030173640A1 (en) * 2002-03-15 2003-09-18 Hitachi, Ltd. Semiconductor device
US20050199987A1 (en) * 2002-04-30 2005-09-15 Tadatoshi Danno Semiconductor device and electronic device
US20040227431A1 (en) * 2003-01-28 2004-11-18 Fujitsu Media Devices Limited Surface acoustic wave device and method of fabricating the same
US7109577B2 (en) * 2003-05-14 2006-09-19 Renesas Technology Corp. Semiconductor device and power supply system
US20040262720A1 (en) * 2003-06-30 2004-12-30 Renesas Technology Corp. Semiconductor device
US7408251B2 (en) * 2003-07-31 2008-08-05 Renesas Technology Corp. Semiconductor packaging device comprising a semiconductor chip including a MOSFET
US20050116322A1 (en) * 2003-07-31 2005-06-02 Fumio Sando Circuit module
US20050121777A1 (en) * 2003-12-03 2005-06-09 Toshiyuki Hata Semiconductor device
US20080211010A1 (en) * 2003-12-03 2008-09-04 Renesas Technology Corp. Semiconductor device
US20070108600A1 (en) * 2003-12-03 2007-05-17 Toshiyuki Hata Semiconductor device
US20050133818A1 (en) * 2003-12-17 2005-06-23 Johnson Jerry W. Gallium nitride material devices including an electrode-defining layer and methods of forming the same
US20060249750A1 (en) * 2003-12-17 2006-11-09 Nitronex Corporation Gallium nitride material devices including an electrode-defining layer and methods of forming the same
US20050161785A1 (en) * 2004-01-28 2005-07-28 Tetsuya Kawashima Semiconductor device
US20050206010A1 (en) * 2004-03-18 2005-09-22 Noquil Jonathan A Multi-flip chip on lead frame on over molded IC package and method of assembly
US20070072347A1 (en) * 2004-03-18 2007-03-29 Noquil Jonathan A Method of assembly for multi-flip chip on lead frame on overmolded ic package
US20050269684A1 (en) * 2004-06-08 2005-12-08 Seung-Duk Baek Semiconductor package including redistribution pattern and method of manufacturing the same
US20080048322A1 (en) * 2004-06-08 2008-02-28 Samsung Electronics Co., Ltd. Semiconductor package including redistribution pattern and method of manufacturing the same
US20070257376A1 (en) * 2004-08-31 2007-11-08 Kabushiki Kaisha Toshiba Semiconductor module
US20060055432A1 (en) * 2004-08-31 2006-03-16 Kabushiki Kaisha Toshiba Semiconductor module
US20060055015A1 (en) * 2004-09-07 2006-03-16 International Rectifier Corp. Surface mount hermetic package for power semiconductor die
US7436672B2 (en) * 2004-09-28 2008-10-14 Mitsubishi Denki Kabushiki Kaisha Semiconductor device and method of manufacture thereof
US20060169976A1 (en) * 2005-01-07 2006-08-03 Kabushiki Kaisha Toshiba Semiconductor device
US20070210430A1 (en) * 2005-02-10 2007-09-13 Hidemasa Kagii Semiconductor device and method of manufacturing the same
US20080268577A1 (en) * 2005-02-10 2008-10-30 Hidemasa Kagii Semiconductor device and method of manufacturing the same
US20060175700A1 (en) * 2005-02-10 2006-08-10 Hidemasa Kagii Semiconductor device and method of manufacturing the same
US20060263988A1 (en) * 2005-05-17 2006-11-23 Hiroyuki Takahashi Semiconductor device
US7682935B2 (en) * 2005-06-08 2010-03-23 International Rectifier Corporation Process of manufacture of ultra thin semiconductor wafers with bonded conductive hard carrier
US20080150105A1 (en) * 2005-06-13 2008-06-26 Infineon Technologies Ag Power Semiconductor Component Stack Using Lead Technology with Surface-Mountable External Contacts and a Method for Producing the Same
US20070001297A1 (en) * 2005-06-30 2007-01-04 Omron Corporation Circuit substrate
US20070090523A1 (en) * 2005-10-20 2007-04-26 Ralf Otremba Semiconductor component and methods to produce a semiconductor component
US20070143995A1 (en) * 2005-10-25 2007-06-28 Tourne Joseph A Circuit board having a multi-signal via
US20070200537A1 (en) * 2006-02-24 2007-08-30 Noboru Akiyama Semiconductor device
US20080142985A1 (en) * 2006-12-18 2008-06-19 Powertech Technology Inc. Wiring substrate with improvement in tensile strength of traces
US20080230889A1 (en) * 2007-02-27 2008-09-25 Martin Standing Semiconductor package
US20080237856A1 (en) * 2007-03-26 2008-10-02 International Business Machines Corporation Semiconductor Package and Method for Fabricating the Same
US20080251912A1 (en) * 2007-04-10 2008-10-16 Ralf Otremba Multi-Chip Module
US20080278873A1 (en) * 2007-05-10 2008-11-13 Texas Instruments Incorporated In package esd protections of ic using a thin film polymer
US20090001554A1 (en) * 2007-06-26 2009-01-01 Infineon Technologies Ag Semiconductor device
US20090194880A1 (en) * 2008-01-31 2009-08-06 Alpha & Omega Semiconductor, Ltd. Wafer level chip scale package and process of manufacture
US20090253278A1 (en) * 2008-04-07 2009-10-08 Mediatek Inc. Printed circuit board
US20090294936A1 (en) * 2008-05-28 2009-12-03 Yong Liu Four mosfet full bridge module

Also Published As

Publication number Publication date
CN102576695A (en) 2012-07-11
US20160135281A1 (en) 2016-05-12
WO2011041051A2 (en) 2011-04-07
US9706638B2 (en) 2017-07-11
WO2011041051A3 (en) 2011-06-03
CN102576695B (en) 2014-04-09

Similar Documents

Publication Publication Date Title
KR102254469B1 (en) Cooling of power electronic circuits
US7903417B2 (en) Electrical circuit assembly for high-power electronics
EP2312916B1 (en) Circuit board and semiconductor module
US8091218B2 (en) Method of manufacturing a rigid printed wiring board
US6234842B1 (en) Power converter connector assembly
US20110100681A1 (en) Substrate-mounted circuit module having components in a plurality of contacting planes
US20180370463A1 (en) Circuit assembly and electrical junction box
US9888601B2 (en) Semiconductor module arrangement and method for producing a semiconductor module arrangement
US9648742B2 (en) Printed circuit board, circuit and method for producing a circuit
KR101828189B1 (en) Circuit board assembly, control device for a cooler fan module and method
KR102396727B1 (en) high current circuit
US9706638B2 (en) Assemblies and methods for directly connecting integrated circuits to electrically conductive sheets
US11554732B2 (en) Electrical junction box
JP2019021863A (en) Multilayer substrate
CN112713120A (en) Power electronic component and method for producing the same
JP2007281138A (en) Wiring board
US20220115290A1 (en) Semiconductor component arrangement, method for fabrication thereof and heat dissipation device
US20080084671A1 (en) Electrical circuit assembly for high-power electronics
US10219375B2 (en) Hybrid circuit assembly
JP7240953B2 (en) metal base substrate
WO2022058313A1 (en) Molded resin power module
CN110290630B (en) Power module assembling structure
US10121737B2 (en) Printed circuit board element and method for producing a printed circuit board element
JP6839099B2 (en) Manufacturing method of component-embedded board and component-embedded board
CN113015339A (en) Manufacturing method of embedded ceramic circuit board and embedded ceramic circuit board

Legal Events

Date Code Title Description
AS Assignment

Owner name: ASTEC INTERNATIONAL LIMITED, HONG KONG

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:WEISPFENNIG, DARYL;SCHUMACHER, BRADLEY;CHIN, KWONG KEI;SIGNING DATES FROM 20090928 TO 20091002;REEL/FRAME:023393/0659

STCB Information on status: application discontinuation

Free format text: ABANDONED -- AFTER EXAMINER'S ANSWER OR BOARD OF APPEALS DECISION