US20010031513A1 - Semiconducator device and a method of manufacturing the same - Google Patents

Semiconducator device and a method of manufacturing the same Download PDF

Info

Publication number
US20010031513A1
US20010031513A1 US09/826,965 US82696501A US2001031513A1 US 20010031513 A1 US20010031513 A1 US 20010031513A1 US 82696501 A US82696501 A US 82696501A US 2001031513 A1 US2001031513 A1 US 2001031513A1
Authority
US
United States
Prior art keywords
side
semiconductor chip
situated
main surface
leads
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US09/826,965
Other versions
US6433421B2 (en
Inventor
Masachika Masuda
Tamaki Wada
Hirotaka Nishizawa
Koich Kagaya
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi ULSI Systems Co Ltd
Renesas Electronics Corp
Original Assignee
Hitachi Ltd
Hitachi ULSI Systems Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to JP2000-114352 priority Critical
Priority to JP2000114352A priority patent/JP3813788B2/en
Application filed by Hitachi Ltd, Hitachi ULSI Systems Co Ltd filed Critical Hitachi Ltd
Publication of US20010031513A1 publication Critical patent/US20010031513A1/en
Assigned to HITACHI, LTD., HITACHI ULSI SYSTEMS CO., LTD. reassignment HITACHI, LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: KAGAYA, KOICHIRO, MASUDA, MASACHIKA, NISHIZAWA, HIROTAKA, WADA, TAMAKI
Publication of US6433421B2 publication Critical patent/US6433421B2/en
Application granted granted Critical
Assigned to RENESAS ELECTRONICS CORPORATION reassignment RENESAS ELECTRONICS CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: HITACHI, LTD.
Application status is Expired - Fee Related legal-status Critical
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49575Assemblies of semiconductor devices on lead frames
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49503Lead-frames or other flat leads characterised by the die pad
    • H01L23/4951Chip-on-leads or leads-on-chip techniques, i.e. inner lead fingers being used as die pad
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05552Shape in top view
    • H01L2224/05554Shape in top view being square
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32135Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/32145Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/4826Connecting between the body and an opposite side of the item with respect to the body
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4911Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
    • H01L2224/49113Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting different bonding areas on the semiconductor or solid-state body to a common bonding area outside the body, e.g. converging wires
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06555Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
    • H01L2225/06562Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking at least one device in the stack being rotated or offset
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01005Boron [B]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01006Carbon [C]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01014Silicon [Si]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01021Scandium [Sc]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01023Vanadium [V]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01028Nickel [Ni]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01029Copper [Cu]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01058Cerium [Ce]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01074Tungsten [W]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Abstract

A semiconductor device comprising: a resin sealing body, plural semiconductor chips situated inside the resin sealing body and formed of rectangular-shaped plane surfaces, having a first main surface and second main surface facing each other, and having electrodes disposed on the first side of a first side and a second side of the first main surface, the first side and second side facing each other, and leads having inner parts situated inside the resin sealing body and outer parts situated outside the resin sealing body, the inner parts being electrically connected to the electrodes of the plural semiconductor chips via bonding wires, wherein: the first main surfaces are aligned in the same direction with their respective first sides situated on the same side, and the plural semiconductor chips are laminated in positions offset with respect to one another such that the electrodes of one of the mutually opposite semiconductor chips are situated further outside than the first sides of the other semiconductor chips.

Description

    BACKGROUND OF THE INVENTION
  • This invention relates to a semiconductor device and a method of manufacturing the same, and in particular to a semiconductor device comprising plural semiconductor chips laminated in a resin sealing body and a method of manufacturing the same. [0001]
  • One method of increasing the capacity of memory circuits is known wherein two semiconductor chips housing memory circuits are laminated together, and the two semiconductor chips are sealed in a resin sealing body to form a stacked type semiconductor device. Various structures have been proposed for this stacked type semiconductor device, and marketed. For example, in Japanese Published Unexamined Patent Publication No. Hei 7(1995)-58281, an LOC (Lead On Chip) stacked type semiconductor device is disclosed. In Japanese Published Unexamined Patent Publication No. Hei 4(1992)-302165, a tub structured stacked type semiconductor device is disclosed. [0002]
  • A LOC stacked type semiconductor device has a structure essentially comprising a first semiconductor chip and a second semiconductor chip wherein plural electrodes are formed on a circuit-forming surface which is the front surface (a main surface) of a front and rear surface (a main surface and another main surface opposite each other), plural first leads adhesion-fixed to the circuit-forming surface of the first semiconductor chip with the interposition of an insulating film and electrically connected to the electrodes of this circuit-forming surface via bonding wires, plural second leads adhesion-fixed to the circuit-forming surface of the second semiconductor chip with the interposition of an insulating film and electrically connected to the electrode of this circuit-forming surface via bonding wires, and a resin sealing body which seals the first semiconductor chip, second semiconductor chip, inner parts of the first leads, inner parts of the second leads and bonding wires. The first semiconductor chip and second semiconductor chip are laminated with their circuit-forming surfaces facing each other. The first leads and second leads are joined with their connecting parts mutually superimposed. [0003]
  • A tub structured stacked type semiconductor device comprises a first semiconductor chip fixed to the front surface (a main surface) of a front and rear surface (a main surface and another main surface opposite each other) of a tub (known also as a die pad) via an adhesive layer, a second semiconductor chip fixed to the rear surface of the tub (other main surface) via an adhesive layer, plural exclusive leads electrically connected to electrodes of one of the first semiconductor chip and second semiconductor chip via bonding wires, plural common leads electrically connected to the electrodes of the first semiconductor chip and second semiconductor chip via bonding wires, and a resin sealing body which seals the first semiconductor chip, second semiconductor chip, inner parts of the exclusive leads, inner parts of the common leads and the bonding wires. The electrodes of the first semiconductor chip and second semiconductor chip are arranged in rows along the opposite long sides of the circuit-forming surface. The exclusive leads and common leads are respectively disposed outside the two long sides of the semiconductor chip. [0004]
  • SUMMARY OF THE INVENTION
  • The inventors, as a result of examining the aforesaid stacked type semiconductor devices, identified the following problems. [0005]
  • (1) In LOC stacked type semiconductor devices, the first leads which are electrically connected to the electrodes of the first semiconductor chip via bonding wires, and the second leads which are electrically connected to the electrodes of the second semiconductor chip via bonding wires, are joined to each other partially superimposed. In the case of such a construction, the device must be manufactured using two lead frames, so manufacturing costs increased. [0006]
  • (2) In LOC stacked type semiconductor devices, after electrically connecting the electrodes and leads of the semiconductor chips via bonding wires, the two semiconductor chips are laminated by superimposing the two lead frames. In this case, the bonding wires easily tend to deform when the semiconductor chips are laminated, and this led to a decrease of yield. [0007]
  • (3) In tub structured stacked type semiconductor devices, the semiconductor chips are mounted on the front and rear surfaces of the tub. In such a construction, as it is difficult to bring the tub into contact with a heat stage after mounting the semiconductor chips on the front and rear surfaces of the tub, it is difficult to heat the semiconductor chip to the temperature required for wire bonding. Therefore, bad contacts easily occur between the electrodes of the semiconductor chip and bonding wires, and this leads to a decrease of yield. [0008]
  • (4) In a tub structured type semiconductor device, the lead frames must be inverted after electrically connecting the electrodes of the semiconductor chip mounted on the front surface of the tub with the leads, and before electrically connecting the electrodes of the semiiconductor chip mounted on the rear surface of the tub with the leads. This leads to a decrease of productivity. [0009]
  • The bonding wires also easily deform when the lead frames are inverted, and this led to a decrease of yield. [0010]
  • It is therefore an object of this invention to provide a technique for manufacturing a semiconductor device wherein plural semiconductor chips are laminated and these plural semiconductor chips are sealed in a resin sealing body, which permits cost reduction. [0011]
  • It is another object of this invention to provide a technique for manufacturing a semiconductor device wherein plural semiconductor chips are laminated and these plural semiconductor chips are sealed in aresin sealing body, which achieves higher yield. [0012]
  • It is another object of this invention to provide a technique for manufacturing the a semiconductor device wherein plural semiconductor chips are laminated and these plural semiconductor chips are sealed in a resin sealing body, which achieves higher production. [0013]
  • These and other objects and features of this invention will become apparent from the following description and drawings appended thereto. [0014]
  • The representative features of the Invention described in this Application may be simply summarized as follows. [0015]
  • (1) A semiconductor device comprising: [0016]
  • a resin sealing body, [0017]
  • plural semiconductor chips situated inside the resin sealing body and formed of rectangular-shaped plane surfaces, having a first main surface and second main surface facing each other, and having electrodes disposed on the first side of a first side and a second side of the first main surface, the first side and second side facing each other, and [0018]
  • leads having inner parts situated inside the resin sealing body and outer parts situated outside the resin sealing body, the leads being electrically connected to electrodes of the plural semiconductor chips via bonding wires, wherein: [0019]
  • the respective first main surfaces of the plural semiconductor chips are aligned in the same direction such that their respective first sides are situated on the same side, and the plural semiconductor chips are laminated in positions offset with respect to one another such that the electrodes of one of the mutually opposite semiconductor chips are situated further outside than the first side of the other semiconductor chip. [0020]
  • (2) A semiconductor device as defined in the aforesaid (1), wherein: [0021]
  • the plural semiconductor chips are laminated in positions offset with respect to one another such that the second side of one of the mutually opposite semiconductor chips is situated further inside than the second side of the other semiconductor chip. [0022]
  • (3) A semiconductor device comprising: [0023]
  • a resin sealing body having a rectangular plane surface, [0024]
  • first and second semiconductor chips situated inside the resin sealing body and formed of rectangular-shaped plane surfaces, having a first main surface and second main surface facing each other, and having electrodes disposed on the first side of a first side and a second side of the first main surface, the first side and second side facing each other, [0025]
  • first leads having inner parts situated inside the resin sealing body, and outer parts projecting from the first side of the mutually opposite first side and second side of the resin sealing body situated outside the resin sealing body, the inner parts being electrically connected to the electrodes of the first semiconductor chip via bonding wires, and [0026]
  • second leads having inner parts situated inside the resin sealing body, and outer parts projecting from the second side of the resin sealing body situated outside the resin sealing body, the inner parts being electrically connected to the electrodes of the second semiconductor chip via bonding wires, [0027]
  • wherein: [0028]
  • the second main surface of the first semiconductor chip and the first main surface of the second semiconductor chip are aligned facing each other with their respective first sides situated on the side of the second leads, and the first and second semiconductor chips are laminated in positions offset with respect to one another such that the electrodes of the second semiconductor chip are situated further outside than the first side of the first semiconductor chip, and the second side of the first semiconductor chip is situated further outside than the second side of the second semiconductor chip, and [0029]
  • the inner parts of the first leads are adhesion-fixed to the first main surface of the first semiconductor chip. [0030]
  • (4) A semiconductor device as defined in the aforesaid (3), wherein: [0031]
  • the ends of the inner parts of the first leads are disposed in the vicinity of the electrodes of the first semiconductor chip. [0032]
  • (5) A method of manufacturing a semiconductor device comprising a first and second semiconductor chip formed of rectangular-shaped plane surfaces and having a mutually opposite first main surface and second main surface, comprising the steps of: [0033]
  • preparing the first and second semiconductor chip in which electrodes are disposed on one side of a first side and a second side of the first main surface, the sides facing each other, and preparing a lead frame comprising first leads and second leads having inner parts and outer parts, the ends of these inner parts facing each other, [0034]
  • adhesion-fixing the first semiconductor chip to the inner parts of the first leads with the first main surface of the first semiconductor chip and inner parts of the leads facing each other such that the first side of the first semiconductor chip is situated on the side of the second leads, [0035]
  • aligning the second main surface of the first semiconductor chip and first main surface of the second semiconductor chip such that the first side of the second semiconductor chip is situated on the side of the second leads, and adhesion-fixing the first semiconductor chip and second semiconductor chip in positions offset with respect to one another such that the electrodes of the second semiconductor chip are situated further outside than the first side of the first semiconductor chip, and [0036]
  • electrically connecting the electrodes of the first semiconductor chip to the inner parts of the first leads via bonding wires, and electrically connecting the electrodes of the second semiconductor chip to the inner parts of the second leads via bonding wires.[0037]
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a schematic plan view showing a semiconductor device which is a first embodiment of this invention with the upper part of a resin sealing body removed. [0038]
  • FIG. 2 is a schematic sectional view along a line A-A in FIG. 1. [0039]
  • FIG. 3 is a schematic plan view showing an enlargement of part of FIG. 1. [0040]
  • FIG. 4 is a schematic plan view of a lead frame used in a process for manufacturing the semiconductor device according to a first embodiment of this invention. [0041]
  • FIG. 5 is a schematic plan view describing the manufacture of the semiconductor device according to the first embodiment of this invention. [0042]
  • FIG. 6 is a schematic cross-sectional view describing the manufacture of the semiconductor device according to the first embodiment of this invention. [0043]
  • FIG. 7 is a schematic cross-sectional view describing the manufacture of the semiconductor device according to the first embodiment of this invention. [0044]
  • FIG. 8 is a schematic cross-sectional view showing the semiconductor device according to the first embodiment of this invention mounted on a mounting substrate. [0045]
  • FIG. 9 is a schematic cross-sectional view of a semiconductor device according to a second embodiment of this invention. [0046]
  • FIG. 10 is a schematic cross-sectional view of a semiconductor device according to a third embodiment of this invention. [0047]
  • FIG. 11 is a schematic cross-sectional view of a semiconductor device according to a fourth embodiment of this invention. [0048]
  • FIG. 12 is a schematic plan view showing a semiconductor device which is a fifth embodiment of this invention with the upper part of a resin sealing body removed. [0049]
  • FIG. 13 is a schematic plan view showing a semiconductor device which is the fifth embodiment of this invention with the lower part of the resin sealing body removed. [0050]
  • FIG. 14 is a schematic cross-sectional view along a line B-B in FIG. 1. [0051]
  • FIG. 15 is a schematic plan view of a lead frame used in a process for manufacturing the semiconductor device according to the fifth embodiment of this invention. [0052]
  • FIG. 16 is a schematic cross-sectional view describing the manufacture of the semiconductor device according to the fifth embodiment of this invention. [0053]
  • FIG. 17 is a schematic cross-sectional view describing the manufacture of the semiconductor device according to the fifth embodiment of this invention. [0054]
  • FIG. 18 is a schematic cross-sectional view describing the manufacture of the semiconductor device according to the fifth embodiment of this invention. [0055]
  • FIG. 19 is a schematic cross-sectional view of a semiconductor device according to a sixth embodiment of this invention. [0056]
  • FIG. 20 is a schematic cross-sectional view of a semiconductor device according to a seventh embodiment of this invention. [0057]
  • FIG. 21 is a schematic cross-sectional view of a semiconductor device according to an eighth embodiment of this invention. [0058]
  • FIG. 22 is a schematic cross-sectional view describing the manufacture of the semiconductor device according to the eighth embodiment of this invention. [0059]
  • FIG. 23 is a schematic cross-sectional view describing the manufacture of the semiconductor device according to the eighth embodiment of this invention. [0060]
  • FIG. 24 is a schematic cross-sectional view describing the manufacture of the semiconductor device according to the eighth embodiment of this invention. [0061]
  • FIG. 25 is a schematic cross-sectional view describing the manufacture of the semiconductor device according to the eighth embodiment of this invention. [0062]
  • FIG. 26 is a schematic cross-sectional view describing the manufacture of the semiconductor device according to a ninth embodiment of this invention. [0063]
  • FIG. 27 is a schematic cross-sectional view describing the manufacture of the semiconductor device according to the ninth embodiment of this invention. [0064]
  • FIG. 28 is a schematic cross-sectional view describing the manufacture of the semiconductor device according to the ninth embodiment of this invention. [0065]
  • FIG. 29 is a schematic cross-sectional view of a semiconductor device according to a tenth embodiment of this invention.[0066]
  • DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • Hereafter, this invention will be described in detail referring to the appended drawings. In all drawings used to describe the embodiments of the invention, identical symbols are assigned to identical functions, and their description is not repeated. [0067]
  • (Embodiment 1) [0068]
  • In this embodiment, the case will be described where this invention is applied to a TSOP (Thin Small Outline Package) semiconductor device which is a bidirectional lead array structure. [0069]
  • FIG. 1 is a schematic plan view showing the semiconductor device, which is the first embodiment of this invention, with the upper part of the resin sealing body removed, FIG. 2 is a schematic cross-sectional view along a line A-A in FIG. 1, and FIG. 3 is a schematic plan view showing an enlargement of part of FIG. 1. [0070]
  • As shown in FIG. 1 and FIG. 2, a semiconductor device [0071] 1 according to this embodiment comprises four semiconductor chips (11, 12, 13, 14) laminated over each other, these four semiconductor chips (hereafter referred to simply as chips) being sealed in one resin sealing body 18. The four chips (11, 12, 13, 14) are laminated so that their circuit-forming surfaces (one main surface of a main surface and another main surface facing each other) 11A, 12A, 13A, 14A are oriented in the same direction.
  • The four chips ([0072] 11, 12, 13, 14) are formed with identical external dimensions. Further, the four chips (11, 12, 13, 14) are formed such that their plane surfaces are respectively rectangular, and in this embodiment they are oblong, for example.
  • The four chips ([0073] 11, 12, 13, 14) may for example comprise a semiconductor substrate comprising for example single crystal silicon, and a multilayer interconnection formed upon this semiconductor substrate. These four chips (11, 12, 13, 14) each comprise for example a 256 MB EEPROM (Electrically Erasable Programmable Read-Only Memory), known as a flash memory, as a memory circuit.
  • In the four chips ([0074] 11, 12, 13, 14), plural electrodes (bonding pads) 15 are formed along one of the long sides (11A1, 12A1, 13A1, 14A1) of the two mutually opposite long sides of the circuit-forming surfaces (11A, 12A, 13A, 14A). These plural electrodes 15 are each formed upon the uppermost layer of the multilayer interconnection of the chips (11, 12, 13, 14). The uppermost interconnection layer is covered by a surface protection film (final protection film) formed over it, and bonding apertures which expose the surfaces of the electrodes 15 are formed in this surface protection layer.
  • Flash memory circuit patterns built into the four chips ([0075] 11, 12, 13, 14) comprise identical circuit patterns. Also, the layout patterns of the electrodes 15 formed on the circuit-forming surfaces (11A, 12A, 13A, 14A) comprise identical patterns. In other words, the four chips (11, 12, 13, 14) each have an identical structure.
  • The plane surface of the resin sealing body [0076] 18 is formed in a rectangular shape, and in this embodiment it is oblong, for example. Plural leads 22A are arranged in rows along one of the short sides of two mutually opposite short sides (18A, 18B) of this resin sealing body 18, plural leads 22B being arranged in rows along the other short side 18B.
  • The plural leads [0077] 22A each comprise an inner part situated inside the resin sealing body 18, and an outer part projecting from one of the short sides 18A of the resin sealing body 18 and situated outside the resin sealing body 18. The plural leads 22B each comprise an inner part situated inside the resin sealing body 18, and an outer part projecting from the other short side 18B of the resin sealing body 18 and situated outside the resin sealing body 18. The outer parts of each of the plural leads 22A, and the plural leads 22B, are bent in a gull wing shape which is a surface-mounted lead shape. Specifically, a semiconductor device 1A of this embodiment is a TSOP Type I wherein leads are arranged in rows on the two mutually opposite short sides of the resin sealing body 18.
  • The inner parts of each of the plural leads [0078] 22A are respectively electrically connected to the electrodes 15 of the chip 11 via bonding wires 17, and respectively electrically connected to the electrodes 15 of the chip 12 via the bonding wires 17. The inner parts of each of the plural leads 22B are respectively electrically connected to the electrodes 15 of the chip 13 via the bonding wires 17, and respectively electrically connected to the electrodes 15 of the chip 14 via the bonding wires 17.
  • Terminal names are given to each of the plural leads [0079] 22A, 22B. Vcc is a power supply potential terminal fixed at the potential of the power supply (e.g., 5V). Vss1 and Vss2 are reference potential terminals fixed at a reference potential (e.g., 0V). I/O0-I/O7 are data input/output terminals. RES is a reset terminal. R/B is a ready/busy terminal. CDE is a command data enable terminal. OE is an output enable terminal. SC is a serial clock terminal. WE is a write enable terminal. CE is a chip enable terminal. W-PROTECT is a write protect terminal. FTEST is a function test terminal. NC is an empty terminal.
  • The rear surface (the other main surface of the two mutually opposite main surfaces) of the chip [0080] 11 and the circuit-forming surface 12A of the chip 12 are aligned facing each other such that one of their long sides (11A1, 12A1) is situated on the side of the leads 22B. The chip 11 and chip 12 are adhesion-fixed and offset with respect to one another such that the electrodes 15 of the chip 12 are situated further outside than the long side 11A1 of the chip 11, and the other long side 11A2 of the chip 11 is situated further outside than the other long side 12A2 of the chip 12 (offset such that the long side 11A1 of the chip 11 and the other long side 12A2 of the chip 12 approach each other). The chip 11 and chip 12 are adhesion-fixed by an adhesive layer 16 interposed between them.
  • The rear surface (other main surface) of the chip [0081] 12 and the circuit-forming surface 13A of the chip 13 are aligned facing each other such that one of their long sides (12A1, 13A1) is situated on the side of the leads 22B. The chip 11 and chip 12 are adhesion-fixed and offset with respect to one another such that the electrodes 15 of the chip 13 are situated further outside than the long side 12A1 of the chip 12, and the other long side 12A2 of the chip 12 is situated further outside than the other long side 13A2 of the chip 13 (offset such that the long side 12A1 of the chip 12 and the other long side 13A2 of the chip 13 approach each other). The chip 12 and chip 13 are adhesion-fixed by the adhesive layer 16 interposed between them.
  • The rear surface (other main surface) of the chip [0082] 13 and the circuit-forming surface 14A of the chip 14 are aligned facing each other such that one of their long sides (13A1, 14A1) is situated on the side of the leads 22B. The chip 13 and chip 14 are adhesion-fixed and offset with respect to one another such that the electrodes 15 of the chip 14 are situated further outside than the long side 13A1 of the chip 13, and the other long side 13A2 of the chip 13 is situated further outside than the other long side 14A2 of the chip 14 (offset such that the long side 13A1 of the chip 13 and the other long side 14A2 of the chip 14 approach each other). The chip 13 and chip 14 are adhesion-fixed by the adhesive layer 16 interposed between them.
  • In other words, the circuit-forming surfaces ([0083] 11A, 12A, 13A, 14A) are aligned in the same direction such that one of their long sides (11A1, 12A1, 13A1, 14A1) is situated on the side of the leads 22B, and the four chips (11, 12, 13, 14) are laminated with their positions offset with respect to one another such that the electrodes of one of the chips, which are mutually facing each other, are situated further outside than one of the long sides of the other chip.
  • The inner parts of the leads [0084] 22A are adhesion-fixed to the circuit-forming surface 11A of the chip 11 situated in the upper level of the four laminated chips via an adhesive layer 23. The inner parts of the leads 22A are disposed such that their ends are in the vicinity of the electrodes 15 of the chip 11. The inner parts of the leads 22A are longer than the inner parts of the leads 22B.
  • The bonding wires [0085] 17 may for example be gold (Au) wires. The bonding wires 17 may be connected by, for example, ball bonding using ultrasonic vibration together with thermocompression bonding.
  • The resin sealing body [0086] 18 may, in order to achieve lower stress, be comprised of for example a biphenolic resin to which a phenolic curing agent, silicone rubber and a filler are added. This resin sealing body 18 is formed by transfer molding, which is suitable for mass production. In transfer molding, the resin sealing body is formed using a mold provided with a pot, runner, flow gate and cavity, resin being pressure-injected from the pot into the cavity via the runner and flow gate.
  • In this embodiment, the thickness of each of the four chips is approximately 0.1 mm, the thickness of the adhesive layers [0087] 16, 23 is approximately 0.025 mm, the thickness of the leads 22A, 22B is approximately 0.125 mm, the thickness of the resin from the upper surface of the resin sealing body 18 to the leads 22A on the chip 1 is approximately 0.1 mm, the thickness of the resin from the lower surface of the resin sealing body 18 to the adhesive layer 16 on the rear surface of the chip 40 is approximately 0.25 mm, and the height from the upper surface of the resin sealing body 18 to the mounting surfaces of the leads (22A, 22B) is approximately 1.2 mm.
  • As shown in FIG. 3, the chip [0088] 11 and chip 12 are adhesion-fixed with their positions offset with respect to one another so that the spaces between the electrodes 15 of the chip 11 are opposite the electrodes 15 of the chip 12. The chip 13 and chip 14 are adhesion-fixed with their positions offset with respect to one another so that the spaces between the electrodes 15 of the chip 14 are opposite the electrodes 15 of the chip 13.
  • Next, a lead frame used for manufacturing the semiconductor device [0089] 1A will be described referring to FIG. 4. FIG. 4 is a schematic plan view of the lead frame. A real lead frame has a multiple string structure so that plural semiconductor devices can be manufactured, but to simplify the drawing, one lead frame whereby one semiconductor device is manufactured, is shown.
  • As shown in FIG. 4, a lead frame LF[0090] 1 comprises a set of leads comprising the plural leads 22A, a set of leads comprising the plural leads 22B and the adhesive layer 23 enclosed in the region defined by a frame body 21. The plural leads 22A are arranged in rows along one of the two mutually opposite short side parts of the frame body 21, and are formed in one piece with this short side part. The plural leads 22B are arranged in rows along the other of the two mutually opposite short side parts of the frame body 21, and are formed in one piece with this other short side part. In other words, the lead frame LF1 has a bidirectional lead array structure.
  • The plural leads [0091] 22A each have an inner part sealed by the resin sealing body and an outer part which is led outside the resin sealing body, and are interconnected via a tie bar (dam bar) 25. The plural leads 22B each have an inner part sealed by the resin sealing body and an outer part which is led outside the resin sealing body, and are interconnected via the tie bar (dam bar) 25.
  • The lead frame LF[0092] 1 is formed by forming a predetermined lead pattern by etching or pressing a substrate material comprising, for example, an iron (Fe)-nickel (Ni) alloy, copper (Cu) or a copper alloy.
  • Next, the method of manufacturing the substrate [0093] 1A will be described referring to FIG. 5-FIG. 7 (schematic cross-sectional views).
  • First, the chip [0094] 11 is adhesion-fixed to the lead frame LF1. The lead frame LF1 is fixed to the semiconductor chip 11 by fixing the inner parts of the leads 22A to the circuit-forming surface 11A via the adhesive film 23, as shown in FIG. 5(a). In this step, the chip 11 is arranged such that one of the long sides 11A1 of the chip 11 is situated on the side of the leads 22B (on the side of the other set of leads of the two mutually opposite sets of leads).
  • Next, the chip [0095] 12 is adhesion-fixed to the chip 11. The chip 11 is fixed to the chip 12 by fixing the circuit-forming surface 12A of the chip 12 to the rear surface of the chip 11 via the adhesive film 16, as shown in FIG. 5(b). In this step, the chip 12 is arranged such that one of the long sides 12A1 of the chip 12 is situated on the side of the leads 22B. The positions of the chips are respectively offset with respect to one another such that the electrodes 15 of the chip 12 are situated further outside than the long side 11A1 of the chip 11, and the other long side 11A2 of the chip 11 is situated further outside than the other long side 12A2 of the chip 12. The positions are offset with respect to one another also so that the spaces between the electrodes 15 of the chip 11 are opposite the electrodes 15 of the chip 12.
  • Next, the chip [0096] 13 is adhesion-fixed to the chip 12. The chip 11 is fixed to the chip 12 by fixing the circuit-forming surface 13A of the chip 13 to the rear surface of the chip 12 via the adhesive film 16, as shown in FIG. 6(c). In this step, the chip 13 is arranged such that one of the long sides 13A1 of the chip 13 is situated on the side of the leads 22B. The positions of the chips are respectively offset with respect to one another such that the electrodes 15 of the chip 13 are situated further outside than the long side 12A1 of the chip 12, and the other long side 12A2 of the chip 12 is situated further outside than the other long side 13A2 of the chip 13.
  • Next, the chip [0097] 14 is adhesion-fixed to the chip 13. The chip 13 is fixed to the chip 14 by fixing the circuit-forming surface 14A of the chip 14 to the rear surface of the chip 13 via the adhesive film 16, as shown in FIG. 6(d). In this step, the chip 14 is arranged such that one of the long sides 14A1 of the chip 14 is situated on the side of the leads 22B. The positions of the chips are respectively offset with respect to one another such that the electrodes 15 of the chip 14 are situated further outside than the long side 13A1 of the chip 13, and the other long side 13A2 of the chip 13 is situated further outside than the other long side 14A2 of the chip 14. The positions are offset with respect to one another also so that the spaces between the electrodes 15 of the chip 14 are opposite the electrodes 15 of the chip 13. By this process, the circuit-forming surfaces (11A, 12A, 13A, 14A) are aligned in the same direction with one of their short sides (11A1, 12A1, 13A1, 14A1) situated on the side of the leads 22B, and the four chips (11, 12, 13, 14) are respectively laminated so that the electrodes of one of the mutually opposite chips are situated further outside than one of the short sides of the other chip.
  • Next, the electrodes [0098] 15 of the chip 11 and chip 12 are electrically connected to the inner parts of the leads 22A by the bonding wires 17, and the electrodes 15 of the chip 13 and chip 14 are electrically connected to the inner parts of the leads 22B by the bonding wires 17. Connections by these bonding wires 17 are made by inserting the lead frame LF1 into a heat stage 30 with the heat stage 30 facing the rear surface of the chip 14 situated in the lowermost level, as shown in FIG. 7. In this embodiment, the adhesive layer 16 is provided on the rear surface of the chip 14, so the chip 14 is mounted on the heat stage 30 with the interposition of the adhesive layer 16.
  • In this process, the circuit-forming surfaces ([0099] 11A, 12A, 13A, 14A) are aligned in the same direction with one of their short sides (11A1, 12A1, 13A1, 14A1) situated on the side of the leads 22B, and the four chips (11, 12, 13, 14) are laminated so that the electrodes of one of the mutually opposite chips are situated further outside than one the long sides of the other chip. Hence, the electrodes of the four chips can be connected to the inner parts of the leads by the bonding wires 17 without inverting the lead frame (without inverting the chip).
  • The electrodes of plural chips (in this embodiment, the electrodes of two chips) can be wire-bonded to the inner part of one lead, so it is unnecessary to use plural lead frames. [0100]
  • In this process, the ends of the inner parts of the leads [0101] 22A are disposed in the vicinity of the electrodes 15 of the chip 11, so the length of the bonding wires 17 which electrically connect the electrodes 15 of the chip 11 with the inner parts of the leads 22A, and the length of the bonding wires 17 which electrically connect the electrodes 15 of the chip 12 with the inner parts of the leads 22A, can be made short.
  • In this process, the four chips are laminated in positions offset with respect to one another so that the other long side [0102] 11A2 of the chip 11 is situated further outside than the other long side 12A2 of the chip 12, the other long side 12A2 of the chip 12 is situated further outside than the other long side 13A2 of the chip 13, and the other long side 13A2 of the chip 13 is situated further outside than the other long side 14A2 of the chip 14, so the rear surface spaces on the other long sides are exposed from the opposite chip. Therefore, by providing a projecting part or step part on the heat stage 30 so that it comes in contact with these rear surface spaces, the heat stage can be directly or indirectly brought into contact with the rear surface spaces on the other long sides of the three chips.
  • In this process, the chip [0103] 11 and chip 12 are adhesion-fixed and offset with respect to one another such that the spaces between the electrodes 15 of the chip 11 are opposite the electrodes 15 of the chip 12, so short-circuits between the bonding wires 17 connected to the electrodes 15 of the chip 11 with the bonding wires 17 connected to the electrodes of the chip 12 can be suppressed.
  • In this process, the chip [0104] 13 and chip 14 are adhesion-fixed and offset with respect to one another such that the spaces between the electrodes 15 of the chip 14 are opposite the electrodes 15 of the chip 13, so short-circuits between the bonding wires 17 connected to the electrodes 15 of the chip 13 with the bonding wires 17 connected to the electrodes of the chip 14 can be suppressed.
  • Next, the four chips ([0105] 11, 12, 13, 14), the inner parts of the leads 22A, the inner parts of the leads 22B and the bonding wires 17 are sealed by resin to form the resin sealing body 18. The resin sealing body 18 is formed by transfer molding.
  • Next, the tie bar [0106] 25 connected to the leads 22A and the tie bar 22 connected to the leads 22B are cut, the outer parts of the leads 22A and leads 22B are plated, the leads 22A, 22B are cut from the frame body 21 of the lead frame LF1, and the outer parts of the leads 22A, 22B are bent in a gull wing shape which is one type of surface-mounted lead shape. Subsequently, the semiconductor device 1A shown in FIG. 1 and FIG. 2 is effectively finished by separating the resin sealing body 18 from the frame body 14 of the lead frame LF1.
  • The plural semiconductor devices [0107] 1A thus formed are then mounted on a mounting substrate 31 which is a component part of an electrical device comprising one circuit system, as shown in FIG. 8 (schematic cross-sectional view of essential parts). In the semiconductor device 1A, leads having identical functions are arranged opposite each other, so interconnections 31A for electrically connecting the leads 22A and leads 22B can be drawn in straight lines. The interconnections 31A for electrically connecting the leads 22A and leads 22B can be drawn in straight lines, and the interconnections 31A for electrically connecting the leads 22B of the semiconductor device 1A and the leads 22A of another semiconductor device 1A can also be drawn in straight lines. Therefore, the number of interconnection layers of the mounting substrate 31 can be reduced, and electronic devices such as for example memory modules can be made thinner.
  • The following are the attendant advantages offered by this embodiment as described hereabove. [0108]
  • (1) In the four chips ([0109] 11, 12, 13, 14), the rear surface of the chip 11 and circuit-forming surface 12A of the chip 12 are aligned such that one of the long sides (11A1, 12A1) of the chips 11, 12 is situated on the side of the leads 22B, and the chips 11, 12 are adhesion-fixed in positions offset with respect to one another such that the electrodes 15 of the chip 12 are situated further outside than the long side 11A1 of the chip 11.
  • The rear surface of the chip [0110] 12 and circuit-forming surface 12A of the chip 13 are aligned such that one of the long sides (11A1, 12A1) of the chip 13 is situated on the side of the leads 22B, and the chips 12, 13 are adhesion-fixed in positions offset with respect to one another such that the electrodes 15 of the chip 13 are situated further outside than the long side 11A1 of the chip 12.
  • The rear surface of the chip [0111] 13 and circuit-forming surface 14A of the chip 14 are aligned such that one of the long sides (11A1, 12A1) of the chip 14 is situated on the side of the leads 22B, and the chips 13, 14 are adhesion-fixed in positions offset with respect to one another such that the electrodes 15 of the chip 14 are situated further outside than the long side 11A1 of the chip 14.
  • Due to this construction, in a wire bonding step, the electrodes [0112] 15 of the four chips and inner parts of the leads can be connected by the bonding wires 17 without inverting the lead frame LF1 (without inverting the chips), so the deformation of the bonding wires 17 due to inversion of the lead frame LF1 can be eliminated. As a result, the yield of the semiconductor device 1A can be improved.
  • Plural electrodes (in this embodiment, the electrodes of two chips) can be wire bonded to the inner part of one lead, so the semiconductor device [0113] 1A can be manufactured without using plural lead frames. As a result, the cost of the semiconductor device 1A can be lowered.
  • As there is no need to invert the lead frame LF[0114] 1, the productivity of the semiconductor device 1A is improved.
  • In the four chips, the electrodes [0115] 15 having identical functions are arranged facing each other, so there is no need to use chips having a mirror-inverted circuit pattern. Therefore, the cost of the semiconductor device 1A can be lowered.
  • (2) The four chips are laminated in positions offset with respect to each other so that the other long side [0116] 11A2 of the chip 11 is situated further outside than the other long side 12A2 of the chip 12, the other long side 12A2 of the chip 12 is situated further outside than the other long side 13A2 of the chip 13, and the other long side 13A2 of the chip 13 is situated further outside than the other long side 14A2 of the chip 14.
  • Due to this construction, the rear surface regions on the other long sides of the three chips, excepting the lowermost chip [0117] 14, are exposed from the opposite chip, so the heat stage can be directly or indirectly brought into contact with the rear surface regions on the other long side of the three chips. Hence, the chips can easily be heated to the temperature required for wire bonding, and bad contacts between the chip electrodes and bonding wires can be reduced. This leads to an improvement of yield in the manufacturing process (assembly process) for manufacturing the semiconductor device.
  • (3) The ends of the inner parts of the leads [0118] 22A are disposed in the vicinity of the electrodes 15 of the chip 11. Due to this construction, the length of the bonding wires 17 which electrically connect the electrodes 15 of the chip 11 with the inner parts of the leads 22A, and the length of the bonding wires 17 which electrically connect the electrodes 15 of the chip 12 with the inner parts of the leads 22A, is can be shortened. As a result, the semiconductor device 1A can be made high speed.
  • (4) The chip [0119] 11 and the chip 12 are adhesion-fixed in positions offset with respect one another so that the gaps between the electrodes 15 of the chip 11 are opposite the electrodes 15 of the chip 12. The chip 13 and the chip 14 are adhesion-fixed in positions offset with respect one another so that the gaps between the electrodes 15 of the chip 14 are opposite the electrodes 15 of the chip 13. Due to this construction, short-circuits between the bonding wires 17 connecting the electrodes 15 of the chip 11 and the bonding wires 17 connecting the electrodes of the chip 12, can be suppressed. Also, short-circuits between the bonding wires 17 connecting the electrodes 15 of the chip 13 and the bonding wires 17 connecting the electrodes of the chip 14, can be suppressed. As a result, the yield of the semiconductor device can be improved.
  • In this embodiment, a semiconductor device was described wherein four chips were laminated and these four semiconductor chips were sealed in a resin sealing body, but the invention is not limited to this case, and may be applied also to a semiconductor device wherein for example two, three or more than four chips are laminated, these chips being sealed in a resin sealing body. [0120]
  • (Embodiment 2) [0121]
  • FIG. 9 is a schematic cross-sectional view of a semiconductor device according to a second embodiment of this invention. [0122]
  • As shown in FIG. 9, a semiconductor device [0123] 1B of this embodiment basically has an identical construction to that of the aforesaid first embodiment, the following features being different.
  • The four chips ([0124] 11, 12, 13, 14) are laminated interposing the midparts of the inner parts of the leads 22A between the chip 12 and chip 13.
  • The rear surface of the chip [0125] 12 faces the midparts of the inner parts of the leads 22A, and the chip 12 is adhesion-fixed to the midparts of the inner parts of the leads 22A so that the ends of the inner parts of the leads 22A are situated further outside than the long side 12A1 of the chip 12. The adhesion of the chip 12 to the midparts of the inner parts of the leads 22A is accomplished by the adhesive layer 16 interposed between them.
  • The circuit-forming surface [0126] 13A of the chip 13 faces the midparts of the inner parts of the leads 22A, and the chip 13 is adhesion-fixed to the midparts of the inner parts of the leads 22A so that the electrodes 15 of the chip 13 are situated further outside than the ends of the inner parts of the leads 22A. The adhesion of the chip 13 to the midparts of the inner parts of the leads 22A is accomplished by the adhesive layer 16 interposed between them. In the case of this construction also, an identical effect is obtained to that of the aforesaid first embodiment.
  • The bending amount (offset amount) of the inner parts of the leads [0127] 22A is less than that of the aforesaid embodiment, alternatively the bending of the inner parts of the leads 22A can be dispensed with, so productivity of the semiconductor device is improved.
  • The loop heightof the bonding wires [0128] 17 connected to the electrodes 15 of the chip 11 and chip 12 can be reduced, so the semiconductor device can be made thinner than in the case of the aforesaid first embodiment.
  • In this embodiment, the case was described where the midparts of the inner parts of the leads [0129] 22A were disposed between the chip 12 and chip 13, but the midparts of the inner parts of the leads 22A may also be disposed between the chip 11 and chip 12, or between the chip 13 and chip 14. In this case however, the distribution of the bonding wires 17 will be uneven.
  • (Embodiment 3) [0130]
  • FIG. 10 is a schematic cross-sectional view of a semiconductor device according to a third embodiment of this invention. [0131]
  • As shown in FIG. 10, a semiconductor device [0132] 1C of this embodiment basically has an identical construction to that of the aforesaid first embodiment, the following features being different.
  • Specifically, the electrodes [0133] 15 of the four chips (11, 12, 13, 14) are respectively electrically connected to the inner parts of the leads 22B via the bonding wires 17. The ends of the inner parts of the leads 22A are made to adhere to the rear surface of the chip 11 via the adhesive layer (16 or 23) outside the other long side 12A2 of the chip 12.
  • In this construction also, an identical effect that of the aforesaid first embodiment is obtained. [0134]
  • The thickness of the leads [0135] 22A is absorbed by the thickness of the laminated chip body comprising the four chips, so the semiconductor device can be made thinner than in the case of the aforesaid first embodiment.
  • In this embodiment, the case was described where the ends of the inner parts of the leads [0136] 22A were made to adhere to the rear surface of the chip 11, but the ends of the inner parts of the leads 22A may be made to adhere also to the rear surface of any of the chips 12, 13, 14.
  • (Embodiment 4) [0137]
  • FIG. 11 is a schematic cross-sectional view of a semiconductor device according to a third embodiment of this invention. [0138]
  • As shown in FIG. 11, a semiconductor device [0139] 1D of this embodiment basically has an identical construction to that of the aforesaid first embodiment, the following features being different.
  • Specifically, the electrodes [0140] 15 of the four chips (11, 12, 13, 14) are respectively electrically connected to the inner parts of the leads 22B via the bonding wires 17. Supporting leads 24 are made to adhere to the rear surface of the chip 11 via the adhesive layer (16 or 23) outside the other long side 12A2 of the chip 12.
  • In the case of this construction also, an identical effect that of the aforesaid first embodiment is obtained. [0141]
  • As there are no leads on a side [0142] 18A of the resin sealing body 18, the semiconductor device can be made more compact.
  • (Embodiment 5) [0143]
  • FIG. 12 is a schematic plan view showing the semiconductor device according to a fifth embodiment of this invention with the upper part of the resin sealing body removed, FIG. 13 is a schematic plan view showing the aforesaid semiconductor device with the upper part of the resin sealing body removed, and FIG. 14 is a schematic sectional view along a line B-B in FIG. 12. [0144]
  • As shown in FIG. 12 to FIG. 14, a semiconductor device [0145] 2A according to this embodiment differs in the way the chip is laminated from that of the aforesaid first embodiment.
  • The rear surface of the chip [0146] 12 and circuit-forming surface 12A of the chip 12 are aligned such that one of the long sides (11A1, 12A1) of the chips 11, 12 is situated on the side of the leads 22A. The chips 11, 12 are adhesion-fixed in positions offset with respect to one another such that the electrodes 15 of the chip 12 are situated further outside than the long side 11A1 of the chip 11, and the other long side 11A2 of the chip 11 is situated further outside than the other long side of the chip 12.
  • The rear surface of the chip [0147] 12 and rear surface 13 of the chip 13 are aligned such that the long side 13A1 of the chip 13 is situated on the side of the leads 22B. The chips 12, 13 are adhesion-fixed in positions offset with respect to one another such that the long side 13A1 of the chip 13 is situated further outside than the other long side 11A2 of the chip 11, and the other long side 13A2 of the chip 13 is situated further inside than the long side 12A1 of the chip 12.
  • The circuit-forming surface [0148] 13A of the chip 13 and rear surface 12A of the chip 14 are aligned such that the long side 14A1 of the chip 14 is situated on the side of the leads 22B. The chips 13, 14 are adhesion-fixed in positions offset with respect to one another such that the electrodes 15 of the chip 13 are situated further outside than the long side 14A1 of the chip 14, and the long side 12A1 of the chip 12 is situated further outside than the other long side 14A2 of the chip 14.
  • Two of the supporting leads [0149] 24 which support the chip 11 are adhesion-fixed to the circuit-forming surface 11A of the chip 11 via the adhesive layer 23.
  • The semiconductor device [0150] 2A of this embodiment is formed by a manufacturing process using a lead frame LF2 shown in FIG. 15. The lead frame LF2 is slightly different to the aforesaid lead frame LF1, and comprises two of the supporting leads 24 between the leads 22A and the leads 22B. The lengths of the leads 22A and leads 23B are basically identical.
  • Next, the manufacture of the semiconductor device [0151] 2A will be described referring to FIG. 16 to FIG. 18 (schematic cross-sectional views).
  • First, the chip [0152] 11 is adhesion-fixed to the lead frame LF2. The lead frame LF2 is fixed to the semiconductor chip 11 by making the supporting lead 24 adhere to the circuit-forming surface 11A of the chip 11 via the adhesive layer 23, as shown in FIG. 16(a). At this time, the chip 11 is arranged such that the long side 11A1 of the chip 11 is situated on the side of the leads 22A (on the side of one of the two sets of mutually opposite leads).
  • Next, the chip [0153] 12 is adhesion-fixed to the chip 11. The chip 11 is fixed to the chip 12 by fixing the circuit-forming surface 12A of the chip 12 to the rear surface of the chip 11 via the adhesive layer 16, as shown in FIG. 16(a). At this time, the chip 12 is arranged such that the long side 12A1 of the chip 12 is situated on the side of the leads 22A. The chip 11 and chip 12 are offset with respect to one another so that the electrodes 15 of the chip 12 are situated further outside than the long side 11A1 of the chip 11, and the other long side 11A2 of the chip 11 is situated further outside than the other long side 12A2 of the chip 12. Further, the chip 11 and chip 12 are offset with respect to one another so that the spaces between the electrodes 15 of the chip 11 are opposite the electrodes 15 of the chip 12.
  • Next, after the lead frame LF[0154] 2 is inverted so that the rear surface of the chip 12 is facing upwards, the chip 13 is adhesion-fixed to the chip 12. The chip 12 is fixed to the chip 13 by fixing the rear surface of the chip 13 to the rear surface of the chip 12 via the adhesive layer 16, as shown in FIG. 16(b). At this time, the chip 13 is arranged such that the long side 13A1 of the chip 13 is situated on the side of the leads 22B. The chip 12 and chip 13 are offset with respect to one another so that the long side 13A1 of the chip 13 is situated further outside than the other long side 11A2 of the chip 11, and the long side 12A1 of the chip 12 is situated further outside than the short side 13A2 of the chip 13. The offset amounts of the chip 13 and chip 12 are preferably such that the electrodes 15 of the chip 13 are situated further outside than the long side 11A1 of the chip 11, and the electrodes 15 of the chip 12 are situated further outside than the other long side 13A2 of the chip 13.
  • Next, the chip [0155] 14 is adhesion-fixed to the chip 13. The chip 13 is fixed to the chip 14 by fixing the rear surface of the chip 14 to the circuit-forming surface 13A of the chip 13 via the adhesive layer 16, as shown in FIG. 16(b). At this time, the chip 14 is arranged such that the long side 14A1 of the chip 14 is situated on the side of the leads 22B. The chip 13 and chip 14 are offset with respect to one another such that the electrodes 15 of the chip 13 are situated further outside than the long side 14A1 of the chip 14, and the electrodes 15 of the chip 12 are situated further outside than the other long side 14A2 of the chip 14. The chip 13 and chip 14 are also offset with respect to one another such that the spaces between the electrodes 15 of the chip 14 are opposite the electrodes of the chip 13. As a result of this step, the four chips (11, 12, 13, 14) are laminated.
  • Next, the electrodes [0156] 15 of the chip 11 and chip 12 are electrically connected to the inner parts of the leads 22A by the bonding wires 17. The connection between the chips 11, 12 and the inner parts of the leads 22A is accomplished by inserting the lead frame LF2 into a heat stage 32 with the circuit-forming surface 11A of the chip 11 facing upwards, as shown in FIG. 17. In this step, the long side 12A1 of the chip 12 is situated further outside than the other long side 13A2 of the chip 13 and the other long side 14A2 of the chip 14, so by providing a projecting part 32A in the heat stage 32 so that it comes in contact with the rear surface region on the side of the long side 12A1 of the chip 12, the heat stage 32 can be brought directly or indirectly into contact with the rear surface region on the side of the long side 12A1 of the chip 12.
  • Next, the electrodes [0157] 15 of the chip 13 and chip 14 are electrically connected to the inner parts of the leads 22B by the bonding wires 17. The connection between the chips 13, 14 and the inner parts of the leads 22B is accomplished by inserting the lead frame LF2 into a heat stage 33 with the circuit-forming surface 14A of the chip 14 facing upwards, as shown in FIG. 18. In this step, the long side 13A1 of the chip 13 is situated further outside than the other long side 12A2 of the chip 12 and the other long side 11A2 of the chip 11, so by providing a projecting part 33A in the heat stage 33 so that it comes in contact with the rear surface region on the side of the long side 13A1 of the chip 13, the heat stage 33 can be brought directly or indirectly into contact with the rear surface region on the side of the long side 13A1 of the chip 13.
  • Subsequently, by performing identical manufacturing steps to those of the aforesaid first embodiment, the semiconductor device [0158] 2A shown in FIG. 12 to FIG. 14 is effectively finished.
  • As described above, the following advantages are obtained according to this embodiment. [0159]
  • In the four chips, the rear surface of the chip [0160] 11 and the circuit-forming surface 12A of the chip 12 are aligned such that the long side 11A1 of the chip 11 and the long side 12A1 of the chip 12 are situated on the side of the leads 22A. The chips 11, 12 are adhesion-fixed in positions offset with respect to one another such that the electrodes 15 of the chip 12 are situated further outside than the long side 11A1 of the chip 11, and such that the other long side 11A2 of the chip 11 is situated further outside than the other long side 12A2 of the chip 12.
  • The rear surface of the chip [0161] 12 and rear surface of the chip 13 are aligned such that the electrodes 15 of the chip 13 are situated on the side of the leads 22B. The chips 12, 13 are adhesion-fixed in positions offset with respect to one another such that the long side 13A1 of the chip 13 is situated further outside than the other long side 12A2 of the chip 12, and the long side 12A1 of the chip 12 is situated further outside than the other long side 13A2 of the chip 13.
  • The circuit-forming surface [0162] 13A of the chip 13 and rear surface 14 of the chip 14 are aligned such that the long side 14A1 of the chip 14 is situated on the side of the leads 22B. The chips 13, 14 are adhesion-fixed offset with respect to one another such that the electrodes 15 of the chip 14 are situated further outside than the long side 14A1 of the chip 14, and the long side 12A1 of the chip 12 is situated further outside than the other long side 14A2 of the chip 14.
  • Due to this construction, in a wire bonding step, the heat stage [0163] 32 can be directly or indirectly brought into contact with the rear surface region on the side of the long side 12A1 of the chip 12, so the chips 11, 12 can easily be heated to the temperature required for wire bonding, and bad contacts between the chip electrodes and the bonding wires can be reduced. Also, the heat stage 33 can be directly or indirectly brought into contact with the rear surface region on the side of the long side 13A1 of the chip 13, so the chips 11, 12 can easily be heated to the temperature required for wire bonding, and bad contacts between the chip electrodes and the bonding wires can be reduced. This leads to an improvement of yield in the manufacturing process (assembly process) for manufacturing the semiconductor device.
  • (Embodiment 6) [0164]
  • FIG. 19 is a schematic cross-sectional view showing the semiconductor device according to a sixth embodiment of this invention. [0165]
  • As shown in FIG. 19, a semiconductor device [0166] 2B according to this embodiment basically has an identical construction to that of the aforesaid fifth embodiment.
  • In the four chips, the rear surface of the chip [0167] 11 and circuit-forming surface 12A of the chip 12 are aligned such that the long side 11A1 of the chip 11 and the long side 12A1 of the chip 12 are situated on the side of the leads 22A. The chips 11, 12 are adhesion-fixed offset with respect to one another such that the electrodes 15 of the chip 12 are situated further outside than the long side 11A1 of the chip 11, and the other long side 11A2 of the chip 11 is situated further outside than the other long side 12A2 of the chip 12.
  • The rear surface of the chip [0168] 12 and rear surface 13 of the chip 13 are aligned such that the electrodes 15 of the chip 13 are situated on the side of the leads 22B. The chips 12, 13 are adhesion-fixed offset with respect to one another such that the long side 13A1 of the chip 13 is situated further outside than the other long side 12A2 of the chip 12, and the long side 12A1 of the chip 12 is situated further outside than the other long side 13A2 of the chip 13.
  • The circuit-forming surface [0169] 13A of the chip 13 and rear surface of the chip 14 are aligned such that the long side 14A1 of the chip 14 is situated on the side of the leads 22B. The chips 13, 14 are adhesion-fixed offset with respect to one another such that the electrodes 15 of the chip 13 are situated further outside than the long side 14A1 of the chip 14.
  • Of the two supporting leads [0170] 24, one of the supporting leads 24 is adhesion-fixed to the rear surface of the chip 12 outside the other long side 13A2 of the chip 13, and the other supporting lead 24 is adhesion-fixed to the rear surface of the chip 13 outside the other long side 12A2 of the chip 12.
  • In this construction also, an identical effect that of the first embodiment is obtained. [0171]
  • Further, the thickness of the supporting leads [0172] 24 is absorbed by the thickness of the laminated chip and body comprising the four chips, so the semiconductor device can be made thinner than in the aforesaid fifth embodiment.
  • (Embodiment 7) [0173]
  • FIG. 20 is a schematic cross-sectional view showing the semiconductor device according to a seventh embodiment of this invention. [0174]
  • As shown in FIG. 20, a semiconductor device [0175] 2C according to this embodiment basically has an identical construction to that of the aforesaid fifth embodiment.
  • In the four chips, the rear surface of the chip [0176] 11 and circuit-forming surface 12A of the chip 12 are aligned such that one of the long sides 11A1 of the chip 11 and one of the long sides 12A1 of the chip 12 are situated on the side of the leads 22A. The chips 11, 12 are adhesion-fixed offset with respect to one another such that the electrodes 15 of the chip 12 are situated further outside than the long side 11A1 of the chip 11, and the other long side 11A2 of the chip 11 is situated further outside than the other long side 12A2 of the chip 12.
  • The rear surface of the chip [0177] 12 and rear surface 13 of the chip 13 are aligned such that the long side 13A1 of the chip 13 is situated on the side of the leads 22B. The chips 12, 13 are adhesion-fixed offset with respect to one another such that the long side 13A1 of the chip 13 is situated further outside than the other long side 12A2 of the chip 12, and the long side 12A1 of the chip 12 is situated further outside than the other long side 13A2 of the chip 13.
  • The circuit-forming surface [0178] 13A of the chip 13 and rear surface of the chip 14 are aligned such that the long side 14A1 of the chip 14 is situated on the side of the leads 22B. The chips 13, 14 are adhesion-fixed offset with respect to one another such that the electrodes 15 of the chip 13 are situated further outside than the long side 14A1 of the chip 14, and the other long side 14A2 of the chip 14 is situated further outside than the other long side 13A2 of the chip 13.
  • The ends of the leads [0179] 22A are adhesion-fixed to the rear surface of the chip 12 and rear surface of the chip 14 outside the the other long side 13A2 of the chip 13, and the ends of the leads 22B are adhesion-fixed to the rear surface of the chip 11 and rear surface of the chip 13 outside the other long side 12A2 of the chip 12.
  • In this construction also, an identical effect of that of the aforesaid first embodiment is obtained. [0180]
  • The offset amounts of the inner parts of the leads [0181] 22A and the leads 22B can be made small, so the productivity of the semiconductor device can be increased.
  • (Embodiment 8) [0182]
  • FIG. 21 is a schematic plan view showing the semiconductor device according to an eighth embodiment of the invention with the upper part of the resin sealing body removed. [0183]
  • As shown in FIG. 21, a semiconductor device [0184] 3 according to this embodiment differs from the aforesaid first embodiment in the way the chips are laminated.
  • The rear surface of the chip [0185] 11 and the circuit-forming surface 12A of the chip 12 are aligned so that the long side 11A1 of the chip 11 is situated on the side of the leads 22A, and the long side 12A1 of the chip 12 is situated on the side of the leads 22B. The chip 11 and chip 12 are adhesion-fixed in positions offset with respect to one another so that the long side 11A1 of the chip 11 is situated further outside than the other long side 12A2 of the chip 12, and the electrodes 15 of the chip 12 are situated further outside than the other long side 11A2 of the chip 11.
  • The chip [0186] 12 and the chip 13 are adhesion-fixed with the rear surface of the chip 12 and rear surface of the chip 12 aligned so that the long side 13A1 of the chip 13 is situated on the side of the leads 22A.
  • The circuit-forming surface [0187] 13A of the chip 13 and rear surface of the chip 14 are aligned so that the long side 14A1 of the chip 14 is situated on the side of the leads 22 B. The chip 13 and chip 14 are adhesion-fixed in positions offset with respect to one another so that the electrodes 15 of the chip 13 are situated further outside than the other long side 14A2 of the chip 14.
  • The two supporting leads [0188] 24 are adhesion-fixed to the circuit-forming surface 11A of the chip 11. The electrodes 15 of the chip 11 and chip 13 are electrically connected to the leads 22A via the bonding wires 17, and the electrodes 15 of the chip 12 and chip 14 are electrically connected to the leads 22B via the bonding wires 17.
  • Next, the semiconductor device [0189] 3 will be described referring to FIG. 22 to FIG. 25 (schematic cross-sectional views).
  • First, the chip [0190] 11 is adhesion-fixed to the lead frame LF2. The lead frame LF2 is fixed to the semiconductor chip 11 by fixing the supporting leads 24 to the circuit-forming surface 11A of the chip 11 via the adhesive layer 23, as shown in FIG. 22. At this time, the chip 11 is arranged so that its long side 11A1 is situated on the side of the leads 22A (one of the two mutually opposite sets of leads).
  • Next, the chip [0191] 12 is adhesion-fixed to the chip 11. The chip 11 is fixed to the chip 12 by fixing the circuit-forming surface 12A of the chip 12 to the rear surface of the chip 11 via the adhesive layer 16, as shown in FIG. 22. At this time, the chip 12 is arranged so that its long side 12A1 is situated on the side of the leads 22B. Also, the chip 11 and chip 12 are offset with respect one another so that the electrodes 15 of the chip 12 are situated further outside than the other long side 11A2 of the chip 11, and the long side 11A1 of the chip 11 is situated further outside than the other long side 12A2 of the chip 12.
  • Next, the electrodes of the chip [0192] 11 and inner parts of the leads 22A are electrically connected by the bonding wires 17, and the electrodes of the chip 12 and the leads 22B are electrically connected by the bonding wires 17. These connections are made by fixing the lead frame LF2 to a heat stage 34 with the circuit-forming surface 11A of the chip 11 facing upwards, as shown in FIG. 23. In this step, the long side 11A1 of the chip 11 is situated further outside than the other long side 12A2 of the chip 12, so by providing a projection 34A on the heat stage 34 so that it comes in contact with the rear surface region on the side of the long side 11A1 of the chip 11, the heat stage 34 can be directly or indirectly brought into contact with the rear surface region on the side of the long side 11A1 of the chip 11.
  • Next, the chip [0193] 13 is adhesion-fixed to the chip 12. The chip 12 is fixed to the chip 13 by fixing the rear surface of the chip 13 to the rear surface of the chip 12 via the adhesive layer 16, as shown in FIG. 24. At this time, the chip 13 is arranged so that its long side 13A1 is situated on the side of the leads 22A. Also, the chip 12 and chip 13 are offset with respect to one another so that the long side 13A1 of the chip 13 is situated further outside than the other long side of the chip 12.
  • Next, the chip [0194] 14 is adhesion-fixed to the chip 13. The chip 13 is fixed to the chip 14 by fixing the rear surface of the chip 14 to the circuit-forming surface 13A of the chip 13 via the adhesive layer 16, as shown in FIG. 24. At this time, the chip 14 is arranged so that its long side 14A1 is situated on the side of the leads 22B. Also, the chip 13 and chip 14 are offset with respect one another so that the electrodes 15 of the chip 13 are situated further outside than the other long side 14A2 of the chip 14.
  • Next, the electrodes of the chip [0195] 13 are electrically connected to the inner parts of the leads 22A via the bonding wires 17, and the electrodes of the chip 14 are electrically connected to the leads 22B via the bonding wires 17. These connections are made by fixing the lead frame LF2 to the heat stage 35 with the circuit-forming surface 14A of the chip 14 facing upwards, as shown in FIG. 25.
  • Subsequently, by performing identical manufacturing steps to those of the aforesaid first embodiment, the semiconductor device [0196] 3 shown in FIG. 21 is effectively finished.
  • In this embodiment also, an identical effect is obtained to that of the aforesaid first embodiment. [0197]
  • (Embodiment 9) [0198]
  • FIG. 26 is a schematic cross-sectional view of the semiconductor device according to a ninth embodiment of this invention. [0199]
  • In FIG. 26, a semiconductor device [0200] 4 according to this embodiment differs from the aforesaid first embodiment in the way the chips are laminated.
  • The rear surface of the chip [0201] 11 and the circuit-forming surface 12A of the chip 12 are aligned so that the long side 11A1 of the chip 11 and the long side 12A1 of the chip 12 are situated on the side of the leads 22A. The chip 11 and chip 12 are adhesion-fixed in positions offset with respect to one another so that the electrodes 15 of the chip 12 are situated further outside than the long side 11A1 of the chip 11.
  • The rear surface of the chip [0202] 12 and the circuit-forming surface of the chip 13 are aligned so that the long side 13A1 of the chip 13 is situated on the side of the leads 22B. The chip 12 and chip 13 are adhesion-fixed in positions offset with respect to one another so that the electrodes of the chip 13 are situated further outside than the other long side 11A2 of the chip 11.
  • The rear surface of the chip [0203] 13 and the circuit-forming surface 14A of the chip 14 are aligned so that the chip 14 is situated on the side of the leads 22B. The chip 13 and chip 14 are adhesion-fixed in positions offset with respect to one another so that the electrodes 15 of the chip 14 are situated further outside than the long side 13A1 of the chip 13.
  • The two supporting leads [0204] 24 are adhesion-fixed to the circuit-forming surface 11A of the chip 11. The electrodes 15 of the chip 11 and chip 12 are electrically connected to the leads 22A via the bonding wires 17, and the electrodes 15 of the chip 13 and chip 14 are electrically connected to the leads 22B via the bonding wires 17.
  • Next, the manufacture of the semiconductor device [0205] 4 will be described referring to FIG. 27 to FIG. 28 (schematic cross-sectional views).
  • First, the chip [0206] 11 is adhesion-fixed to the lead frame LF2. The lead frame LF2 is fixed to the semiconductor chip 11 by fixing the supporting leads 24 to the circuit-forming surface 11A of the chip 11 via the adhesive layer 23, as shown in FIG. 27. At this time, the chip 11 is arranged so that its long side 11A1 is situated on the side of the leads 22A (one of the two mutually opposite sets of leads).
  • Next, the chip [0207] 12 is adhesion-fixed to the chip 11. The chip 11 is fixed to the chip 12 by fixing the circuit-forming surface 12A of the chip 12 to the rear surface of the chip 11 via the adhesive layer 16, as shown in FIG. 27. At this time, the chip 12 is arranged so that its long side 12A1 is situated on the side of the leads 22B. Also, the chip 11 and chip 12 are offset with respect to one another so that the electrodes 15 of the chip 12 are situated further outside than the long side 11A1 of the chip 11, and the other long side 11A2 of the chip 11 is situated further outside than the other long side 12A2 of the chip 12.
  • Next, the chip [0208] 13 is adhesion-fixed to the chip 12. The chip 12 and chip 13 are fixed by fixing the circuit-forming surface 13A of the chip 13 to the rear surface of the chip 12 via the adhesive layer 16, as shown in FIG. 27. At this time, the chip 13 is arranged so that its long side 13A1 is situated on the side of the leads 22B. Also, the chip 12 and chip 13 are offset with respect to one another so that the electrodes 15 of the chip 13 are situated further outside than the other long side 11A2 of the chip 11, and the long side 12A1 of the chip 12 is situated further outside than the other long side 13A2 of the chip 13.
  • Next, the chip [0209] 14 is adhesion-fixed to the chip 13. The chip 13 and chip 14 are fixed by fixing the circuit-forming surface 14A of the chip 14 to the rear surface of the chip 13 via the adhesive layer 16, as shown in FIG. 27. At this time, the chip 14 is arranged so that its long side 14A1 is situated on the side of the leads 22B. Also, the chip 13 and chip 14 are offset with respect to one another so that the electrodes 15 of the chip 14 are situated further outside than the long side 13A1 of the chip 13, and the other long side 13A2 of the chip 13 is situated further outside than the other long side 14A2 of the chip 14.
  • The electrodes [0210] 15 of the chip 11 and chip 12 are electrically connected to the inner parts of the leads 22A by the bonding wires 17, and the electrodes 15 of the chip 13 and the chip 14 are electrically connected to the leads 22B by the bonding wires 17. These connections are made by fixing the lead frame LF2 to a heat stage 36 with the circuit-forming surface 11A of the chip 11 facing upwards, as shown in FIG. 28. In this step, the long side 12A1 of the chip 12 is situated further outside than the other long side 13A2 of the chip 13 and the other long side 14A2 of the chip 14, so by providing a projection 36A on the heat stage 36 so that it comes in contact with the rear surface region on the side of the long side 12A1 of the chip 12, the heat stage 36 can be directly or indirectly brought into contact with the rear surface region on the side of the long side 12A1 of the chip 12.
  • Subsequently, by performing identical manufacturing steps to those of the aforesaid first embodiment, the semiconductor device [0211] 4 shown in FIG. 26 is effectively finished.
  • In this embodiment also, an identical effect is obtained to that of the aforesaid first embodiment. [0212]
  • The loop height of the bonding wires [0213] 17 connected to the electrodes 15 of the chip 13 and the loop height of the bonding wires 17 connected to the electrodes 15 of the chip 14 are absorbed by the thickness of the chip 11 and chip 12, so the semiconductor device can be made thinner.
  • (Embodiment 10) [0214]
  • FIG. 29 is a schematic cross-sectional view of the semiconductor device according to a tenth embodiment of this invention. [0215]
  • In FIG. 29, a semiconductor device [0216] 5 according to this embodiment differs from the aforesaid first embodiment in the way the chips are laminated.
  • The circuit-forming surface [0217] 11A of the chip 11 and the rear surface of the chip 12 are aligned so that the long side 11A1 of the chip 11 and the long side 12A1 of the chip 12 are situated on the side of the leads 22A. The chip 11 and chip 12 are adhesion-fixed in positions offset with respect to one another so that the electrodes 15 of the chip 11 are situated further outside than the long side 12A1 of the chip 12, and the other long side 12A2 of the chip 12 is situated further outside than the other long side 11A2 of the chip 11.
  • The circuit-forming surface [0218] 12A of the chip 12 and the circuit-forming surface 13A of the chip 13 are aligned so that the long side 13A1 of the chip 13 is situated on the side of the leads 22B. The chip 12 and chip 13 are adhesion-fixed in positions offset with respect to one another so that the electrodes 15 of the chip 12 are situated further outside than the other long side 13A2 of the chip 13, and the electrodes 15 of the chip 13 are situated further outside than the other long side 12A2 of the chip 12.
  • The rear surface of the chip [0219] 13 and the circuit-forming surface 14A of the chip 14 are aligned so that the long side 14A1 of the chip 14 is situated on the side of the leads 22B. The chip 13 and chip 14 are adhesion-fixed in positions offset with respect to one another so that the electrodes 15 of the chip 14 are situated further outside than the long side 14A1 of the chip 13.
  • The supporting leads [0220] 24 are adhesion-fixed to the rear surface of the chip 12 via the adhesive layer (16, 23) outside the other long side 11A2 of the chip 11. The electrodes 15 of the chip 11 and chip 12 are electrically connected to the leads 22A via the bonding wires 17, and the electrodes 15 of the chip 13 and chip 14 are electrically connected to the leads 22B via the bonding wires 17.
  • Due to this construction, the loop height of the bonding wires [0221] 17 is absorbed by the thickness of the semiconductor chip, so the semiconductor device 29 can be made thinner.
  • The invention conceived by the inventors has been described specifically based on the aforesaid embodiments, but the invention is not limited to these embodiments, it being understood that various modifications may be made within the scope and spirit of the appended claims. [0222]

Claims (18)

What is claimed is:
1. A semiconductor device comprising:
a resin sealing body;
plural semiconductor chips situated inside said resin sealing body and formed of rectangular-shaped plane surfaces, having a first main surface and second main surface facing each other, and having electrodes disposed on the first side of a first side and a second side of said first main surface, the first side and second side facing each other; and
leads having inner parts situated inside the resin sealing body and outer parts situated outside the resin sealing body, the inner parts being electrically connected to the electrodes of the plural semiconductor chips via bonding wires, wherein:
the first main surfaces are aligned in the same direction with their respective first sides situated on the same side, and said plural semiconductor chips are laminated in positions offset with respect to one another such that the electrodes of one of the mutually opposite semiconductor chips are situated further outside than the first side of the other semiconductor chips.
2. A semiconductor device as defined in
claim 1
, wherein: said plural semiconductor chips are laminated in positions offset with respect to one another such that the second side of one of the mutually opposite semiconductor chips is situated further inside than the second side of the other semiconductor chip.
3. A semiconductor device comprising:
a resin sealing body having a rectangular plane surface;
first and second semiconductor chips situated inside said resin sealing body and formed of rectangular-shaped plane surfaces, having a first main surface and second main surface facing each other, and having electrodes disposed on the first side of a first side and a second side of the first main surface, the first side and second side facing each other;
first leads having inner parts situated inside the resin sealing body, and outer parts projecting from the first side of the mutually opposite first side and second side of the resin sealing body situated outside the resin sealing body, the inner parts being electrically connected to the electrodes of the first semiconductor chip via bonding wires; and
second leads having inner parts situated inside the resin sealing body, and outer parts projecting from the second side of the resin sealing body situated outside the resin sealing body, the inner parts being electrically connected to the electrodes of the second semiconductor chip via bonding wires,
wherein:
the second main surface of said first semiconductor chip and the first main surface of said second semiconductor chip are aligned facing each other with their respective first sides situated on the side of the second leads, the first and second semiconductor chips are adhesion-fixed in positions offset with respect to one another such that the electrodes of the second semiconductor chip are situated further outside than the first side of the first semiconductor chip, and the second side of the first semiconductor chip is situated further outside than the second side of the second semiconductor chip, and
the inner parts of the first leads are adhesion-fixed to the first main surface of said first semiconductor chip.
4. A semiconductor device comprising:
a resin sealing body having a rectangular plane surface;
first to fourth semiconductor chips situated inside said resin sealing body and formed of rectangular-shaped plane surfaces, having a first main surface and second main surface facing each other, and having electrodes disposed on the first side of a first side and a second side of the first main surface, the first side and second side facing each other;
first leads having inner parts situated inside the resin sealing body, and outer parts projecting from the first side of the mutually opposite first side and second side of the resin sealing body situated outside the resin sealing body, the inner parts being electrically connected to the electrodes of the first and second semiconductor chip via bonding wires; and
second leads having inner parts situated inside the resin sealing body, and outer parts projecting from the second side of the resin sealing body situated outside the resin sealing body, the inner parts being electrically connected to the electrodes of the third and fourth semiconductor chips via bonding wires,
wherein:
the second main surface of the first semiconductor chip and the first main surface of the second semiconductor chip are aligned facing each other such that their respective first sides are situated on the side of the second leads, the first and second semiconductor chips are adhesion-fixed in positions offset with respect to one another such that the electrodes of the second semiconductor chip are situated further outside than the first side of the first semiconductor chip, and the second side of the first semiconductor chip is situated further outside than the second side of the second semiconductor chip,
the second main surface of the second semiconductor chip and the first main surface of the third semiconductor chip are aligned facing each other with their respective first sides situated on the side of the second leads, the second and third semiconductor chips are adhesion-fixed in positions offset with respect to one another such that the electrodes of the third semiconductor chip are situated further outside than the first side of the second semiconductor chip, and the second side of the second semiconductor chip is situated further outside than the second side of the third semiconductor chip,
the second main surface of the third semiconductor chip and the first main surface of the fourth semiconductor chip are aligned facing each other with their respective first sides situated on the side of the second leads, the third and fourth semiconductor chips are adhesion-fixed in positions offset with respect to one another such that the electrodes of the fourth semiconductor chip are situated further outside than the first side of the third semiconductor chip, and the second side of the third semiconductor chip is situated further outside than the second side of the fourth semiconductor chip, and
the inner parts of the first leads are adhesion-fixed to the first main surface of the first semiconductor chip.
5. A semiconductor device as defined in
claim 4
, wherein:
the ends of the inner parts of the first leads are disposed in the vicinity of the electrodes of the first semiconductor chip.
6. A method of manufacturing a semiconductor device comprising a first and second semiconductor chip formed of rectangular-shaped plane surfaces and having a mutually opposite first main surface and second main surface, comprising the steps of:
preparing the first and second semiconductor chip in which electrodes are disposed on one side of a first side and a second side of the first main surface, the sides facing each other, and preparing a lead frame comprising first leads and second leads having inner parts and outer parts, the ends of these inner parts facing each other,
adhesion-fixing the first semiconductor chip to the inner parts of the first leads with the first main surface of the first semiconductor chip and inner parts of the leads facing each other such that the first side of the first semiconductor chip is situated on the side of the second leads,
aligning the second main surface of the first semiconductor chip and first main surface of the second semiconductor chip facing each other such that the first side of the second semiconductor chip is situated on the side of the second leads, and adhesion-fixing the first semiconductor chip and second semiconductor chip in positions offset with respect to one another such that the electrodes of the second semiconductor chip are situated further outside than the first side of the first semiconductor chip, and
electrically connecting the electrodes of the first semiconductor chip to the inner parts of the first leads via bonding wires, and electrically connecting the electrodes of the second semiconductor chip to the inner parts of the second leads via bonding wires.
7. A method of manufacturing the semiconductor device comprising first to fourth semiconductor chips formed of rectangular-shaped plane surfaces and having a mutually opposite first main surface and second main surface, comprising the steps of:
preparing the first to fourth second semiconductor chips in which electrodes are disposed on one side of a first side and a second side of the first main surface, the sides facing each other, and preparing a lead frame comprising first leads and second leads having inner parts and outer parts, the ends of these inner parts facing each other,
adhesion-fixing the first semiconductor chip to the inner parts of the first leads with the first main surface of the first semiconductor chip and inner parts of the leads facing each other such that the first side of the first semiconductor chip is situated on the side of the second leads,
aligning the second main surface of the first semiconductor chip and first main surface of the second semiconductor chip facing each other such that the first side of the second semiconductor chip is situated on the side of the second leads, and adhesion-fixing the first semiconductor chip and second semiconductor chip in positions offset with respect to one another such that the electrodes of the second semiconductor chip are situated further outside than the first side of the first semiconductor chip,
aligning the second main surface of the second semiconductor chip and first main surface of the third semiconductor chip facing each other such that the first side of the third semiconductor chip is situated on the side of the second leads, and adhesion-fixing the second semiconductor chip and third semiconductor chip in positions offset with respect to one another such that the electrodes of the third semiconductor chip are situated further outside than the first side of the second semiconductor chip,
aligning the second main surface of the third semiconductor chip and first main surface of the fourth semiconductor chip facing each other such that the first side of the fourth semiconductor chip is situated on the side of the second leads, and adhesion-fixing the third semiconductor chip and third semiconductor chip in positions offset with respect to one another such that the electrodes of the fourth semiconductor chip are situated further outside than the first side of the third semiconductor chip, and
electrically connecting the electrodes of the first and second semiconductor chips to the inner parts of the first leads via bonding wires, and electrically connecting the electrodes of the second and third semiconductor chips to the inner parts of the second leads via bonding wires.
8. A semiconductor device comprising:
a resin sealing body having a rectangular plane surface;
first and second semiconductor chips situated inside said resin sealing body and formed of rectangular-shaped plane surfaces, having a first main surface and second main surface facing each other, and having electrodes disposed on the first side of a first side and a second side of the first main surface, the first side and second side facing each other;
first leads having inner parts situated inside the resin sealing body, and outer parts projecting from the first side of the mutually opposite first side and second side of the resin sealing body situated outside the resin sealing body, the ends of the inner parts being electrically connected to the electrodes of the first semiconductor chip via bonding wires, and the midparts of the inner parts being interposed between the first chip and second chip; and
second leads having inner parts situated inside the resin sealing body, and outer parts projecting from the second side of the resin sealing body situated outside the resin sealing body, the inner parts being electrically connected to the electrodes of the second semiconductor chip via bonding wires,
wherein:
the second main surface of the first semiconductor chip and the first main surface of the second semiconductor chip are aligned facing each other such that their respective first sides are situated on the side of the second leads, the first and second semiconductor chips are adhesion-fixed in positions offset with respect to one another such that the electrodes of the second semiconductor chip are situated further outside than the ends of the inner parts of the first leads, and the ends of the inner parts of the first leads are situated further outside than the first side of the first semiconductor chip.
9. A semiconductor device comprising:
a resin sealing body having a rectangular plane surface;
first to fourth second semiconductor chips situated inside said resin sealing body and formed of rectangular-shaped plane surfaces, having a first main surface and second main surface facing each other, and having electrodes disposed on the first side of a first side and a second side of the first main surface, the first side and second side facing each other;
first leads having inner parts situated inside the resin sealing body, and outer parts projecting from the first side of the mutually opposite first side and second side of the resin sealing body situated outside the resin sealing body, the ends of the inner parts being electrically connected to the electrodes of the first and second semiconductor chips via bonding wires, and the midparts of the inner parts being interposed between the second chip and third chip; and
second leads having inner parts situated inside the resin sealing body, and outer parts projecting from the second side of the resin sealing body situated outside the resin sealing body, the inner parts being electrically connected to electrodes of the third and fourth semiconductor chips via bonding wires,
wherein:
the second main surface of the first semiconductor chip and the first main surface of the second semiconductor chip are aligned facing each other such that the electrodes of the first and second semiconductor chips are situated on the side of the second leads, and the first and second semiconductor chips are adhesion-fixed in positions offset with respect to one another such that the electrodes of the second semiconductor chip are situated further outside than the first side of the first semiconductor chip,
the second main surface of the second semiconductor chip and the first main surface of the third semiconductor chip are aligned facing each other such that the first side of the third semiconductor chip is situated on the side of the second leads, and the second and third semiconductor chips are adhesion-fixed in positions offset with respect to one another such that the ends of the inner parts of the first leads are situated further outside than the first side of the first semiconductor chip, and the electrodes of the third semiconductor chip are situated further outside than the ends of the inner parts of the first leads, and
the second main surface of the third semiconductor chip and the first main surface of the fourth semiconductor chip are aligned facing each other such that the first side of the fourth semiconductor chip is situated on the side of the second leads, and the third and fourth semiconductor chips are adhesion-fixed in positions offset with respect to one another such that the electrodes of the fourth semiconductor chip are situated further outside than the first side of the third semiconductor chip.
10. A semiconductor device comprising:
a resin sealing body having a rectangular plane surface;
first to fourth second semiconductor chips situated inside said resin sealing body and formed of rectangular-shaped plane surfaces, having a first main surface and second main surface facing each other, and having electrodes disposed on the first side of a first side and a second side of the first main surface, the first side and second side facing each other;
first leads having inner parts situated inside the resin sealing body, and outer parts projecting from the first side of the mutually opposite first side and second side of the resin sealing body situated outside the resin sealing body; and
second leads having inner parts situated inside the resin sealing body, and outer parts projecting from the second side of the resin sealing body situated outside the resin sealing body, the inner parts being electrically connected to the electrodes of the first to fourth semiconductor chips via bonding wires,
wherein:
the second main surface of the first semiconductor chip and the first main surface of the second semiconductor chip are aligned facing each other such that the first and second semiconductor chips are situated on the side of the second leads, and the first and second semiconductor chips are adhesion-fixed in positions offset with respect to one another such that the electrodes of the second semiconductor chip are situated further outside than the first side of the first semiconductor chip,
the second main surface of the second semiconductor chip and the first main surface of the third semiconductor chip are aligned facing each other such that the first side of the third semiconductor chip is situated on the side of the first leads, and the second and third semiconductor chips are adhesion-fixed in positions offset with respect to one another such that the electrodes of the third semiconductor chip are situated further outside than the first side of the second semiconductor chip, and
the second main surface of the third semiconductor chip and the first main surface of the fourth semiconductor chip are aligned facing each other such that the first side of the fourth semiconductor chip is situated on the side of the first leads, and the third and fourth semiconductor chips are adhesion-fixed in positions offset with respect to one another such that the electrodes of the fourth semiconductor chip are situated further outside than the first side of the third semiconductor chip, and the second side of the third semiconductor chip is situated further outside than the second side of the fourth semiconductor chip, and
the ends of the inner parts of the first leads are adhesion-fixed to any of the first to fourth semiconductor chips.
11. A semiconductor device comprising:
a resin sealing body having a rectangular plane surface;
first to fourth second semiconductor chips situated inside said resin sealing body and formed of rectangular-shaped plane surfaces, having a first main surface and second main surface facing each other, and having electrodes disposed on the first side of a first side and a second side of the first main surface, the first side and second side facing each other;
leads having inner parts situated inside the resin sealing body, and outer parts projecting from the first side of the mutually opposite first side and second side of the resin sealing body situated outside the resin sealing body; and
supporting leads which support any of the first to fourth semiconductor chips,
wherein:
the second main surface of the first semiconductor chip and the first main surface of the second semiconductor chip are aligned facing each other such that the first and second semiconductor chips are situated on the side of the second leads, and the first and second semiconductor chips are adhesion-fixed in positions offset with respect to one another such that the electrodes of the second semiconductor chip are situated further outside than the first side of the first semiconductor chip, and the second side of the first semiconductor chip is situated further outside than the second side of the second semiconductor chip,
the second main surface of the second semiconductor chip and the first main surface of the third semiconductor chip are aligned facing each other such that the first side of the third semiconductor chip is situated on the side of the first leads, and the second and third semiconductor chips are adhesion-fixed in positions offset with respect to one another such that the electrodes of the third semiconductor chip are situated further outside than the first side of the second semiconductor chip, and the second side of the second semiconductor chip is situated further outside than the second side of the third semiconductor chip,
the second main surface of the third semiconductor chip and the first main surface of the fourth semiconductor chip are aligned facing each other such that the first side of the fourth semiconductor chip is situated on the side of the first leads, the third and fourth semiconductor chip are adhesion-fixed in positions offset with respect to one another such that the electrodes of the fourth semiconductor chip are situated further outside than the first side of the third semiconductor chip, and the second side of the third semiconductor chip is situated further outside than the second side of the fourth semiconductor chip, and
the supporting leads are adhesion-fixed to the second main surface of any of the first to fourth semiconductor chips.
12. A semiconductor device comprising:
a resin sealing body having a rectangular plane surface;
first to fourth second semiconductor chips situated inside said resin sealing body and formed of rectangular-shaped plane surfaces, having a first main surface and second main surface facing each other, and having electrodes disposed on the first side of a first side and a second side of the first main surface, the first side and second side facing each other;
first leads having inner parts situated inside the resin sealing body, and outer parts projecting from the first side of the mutually opposite first side and second side of the resin sealing body situated outside the resin sealing body, the inner parts being electrically connected to the electrodes of the first and second semiconductor chips via bonding wires;
second leads having inner parts situated inside the resin sealing body, and outer parts projecting from the second side of the resin sealing body situated outside the resin sealing body, the inner parts being electrically connected to the electrodes of the third and fourth semiconductor chips via bonding wires, and
supporting leads which support the first semiconductor chip,
wherein:
the second main surface of the first semiconductor chip and the second main surface of the second semiconductor chip are aligned facing each other such that the first sides of the first and second semiconductor chips are situated on the side of the first leads, and the first and second semiconductor chips are adhesion-fixed in positions offset with respect to one another such that the electrodes of the second semiconductor chip are situated further outside than the first side of the first semiconductor chip, and the second side of the first semiconductor chip is situated further outside than the second side of the second semiconductor chip,
the second main surface of the second semiconductor chip and the second main surface of the third semiconductor chip are aligned facing each other such that the first side of the third semiconductor chip is situated on the side of the second leads, and the second and third semiconductor chips are adhesion-fixed in positions offset with respect to one another such that the first side of the third semiconductor chip is situated further outside than the second side of the first semiconductor chip, and the first side of the second semiconductor chip is situated further outside than the second side of the third semiconductor chip,
the first main surface of the third semiconductor chip and the second main surface of the fourth semiconductor chip are aligned facing each other such that the first side of the fourth semiconductor chip is situated on the side of the second leads, and the third and fourth semiconductor chips are adhesion-fixed in positions offset with respect to one another such that the electrodes of the third semiconductor chip are situated further outside than the first side of the fourth semiconductor chip, and the first side of the second semiconductor chip is situated further outside than the second side of the fourth semiconductor chip, and
the supporting leads are adhesion-fixed to the first main side of the first semiconductor chip.
13. A method of manufacturing a semiconductor device comprising first to fourth semiconductor chips formed of rectangular-shaped plane surfaces and having a mutually opposite first main surface and second main surface, comprising the steps of:
preparing the first to fourth second semiconductor chips in which electrodes are disposed on one side of a first side and a second side of the first main surface, the sides facing each other, and preparing a lead frame comprising first leads and second leads having inner parts and outer parts, the ends of these inner parts facing each other, and supporting leads disposed between the first lead and second lead,
adhesion-fixing the first semiconductor chip to the supporting leads with the first main surface of the first semiconductor chip and supporting leads facing each other such that the first side of the first semiconductor chip is situated on the side of the first leads,
aligning the second main surface of the second semiconductor chip and first main surface of the second semiconductor chip facing each other such that the first side of the second semiconductor chip is situated on the side of the first leads, and adhesion-fixing the first semiconductor chip and second semiconductor chip in positions offset with respect to one another such that the electrodes of the second semiconductor chip are situated further outside than the first side of the first semiconductor chip, and the first side of the first semiconductor chip is situated further outside than the second side of the second semiconductor chip,
aligning the second main surface of the second semiconductor chip and second main surface of the third semiconductor chip facing each other such that the first side of the third semiconductor chip is situated on the side of the second leads, and adhesion-fixing the second semiconductor chip and third semiconductor chip in positions offset with respect to one another such that the first side of the third semiconductor chip are situated further outside than the second side of the first semiconductor chip, and the first side of the second semiconductor chip is situated further outside than the second side of the third semiconductor chip,
aligning the first main surface of the third semiconductor chip and second main surface of the fourth semiconductor chip facing each other such that the first side of the fourth semiconductor chip is situated on the side of the second leads, and adhesion-fixing the third semiconductor chip and fourth semiconductor chip in positions offset with respect to one another such that the electrodes of the third semiconductor chip are situated further outside than the first side of the fourth semiconductor chip, and the second side of the fourth semiconductor chip is situated further outside than the first side of the second semiconductor chip, and
electrically connecting the electrodes of the first and second semiconductor chips to the inner parts of the first leads via bonding wires, and electrically connecting the electrodes of the third and fourth semiconductor chips to the inner parts of the second leads via bonding wires.
14. A semiconductor device comprising:
a resin sealing body having a rectangular plane surface;
first to fourth second semiconductor chips situated inside said resin sealing body and formed of rectangular-shaped plane surfaces, having a first main surface and second main surface facing each other, and having electrodes disposed on the first side of a first side and a second side of the first main surface, the first side and second side facing each other;
first leads having inner parts situated inside the resin sealing body, and outer parts projecting from the first side of the mutually opposite first side and second side of the resin sealing body situated outside the resin sealing body, the inner parts being electrically connected to the electrodes of the first and second semiconductor chips via bonding wires;
second leads having inner parts situated inside the resin sealing body, and outer parts projecting from the first side of the mutually opposite first side and second side of the resin sealing body situated outside the resin sealing body, the inner parts being electrically connected to the electrodes of the third and fourth semiconductor chips via bonding wires;
first supporting leads which support the second semiconductor chip; and
second supporting leads which support the third semiconductor chip,
wherein:
the second main surface of the first semiconductor chip and the first main surface of the second semiconductor chip are aligned facing each other such that the first sides of the first and second semiconductor chips are situated on the side of the first leads, and the first and second semiconductor chips are adhesion-fixed in positions offset with respect to one another such that the electrodes of the second semiconductor chip are situated further outside than the first side of the first semiconductor chip,
the second main surface of the second semiconductor chip and the second main surface of the third semiconductor chip are aligned facing each other such that the first side of the third semiconductor chip is situated on the side of the second leads, and the second and third semiconductor chips are adhesion-fixed in positions offset with respect to one another such that the first side of the third semiconductor chip is situated further outside than the second side of the second semiconductor chip, and the first side of the second semiconductor chip is situated further outside than the second side of the third semiconductor chip,
the first main surface of the third semiconductor chip and the second main surface of the fourth semiconductor chip are aligned facing each other such that the first side of the fourth semiconductor chip is situated on the side of the second leads, and the third and fourth semiconductor chip are adhesion-fixed in positions offset with respect to one another such that the electrodes of the third semiconductor chip are situated further outside than the first side of the fourth semiconductor chip, and
the first supporting leads are adhesion-fixed to the second main surface of the second semiconductor chip outside the second side of the third semiconductor chip, and
the second supporting leads are adhesion-fixed to the second main surface of the third semiconductor chip outside the second side of the second semiconductor chip.
15. A semiconductor device comprising:
a resin sealing body having a rectangular plane surface;
first to fourth second semiconductor chips situated inside said resin sealing body and formed of rectangular-shaped plane surfaces, having a first main surface and second main surface facing each other, and having electrodes disposed on the first side of a first side and a second side of the first main surface, the first side and second side facing each other;
first leads having inner parts situated inside the resin sealing body, and outer parts projecting from the first side of the mutually opposite first side and second side of the resin sealing body situated outside the resin sealing body, the inner parts being electrically connected to the electrodes of the first and second semiconductor chips bonding wires; and
second leads having inner parts situated inside the resin sealing body, and outer parts projecting from the first side of the mutually opposite first side and second side of the resin sealing body situated outside the resin sealing body, the inner parts being electrically connected to the electrodes of the third and fourth semiconductor chips via bonding wires,
wherein:
the second main surface of the first semiconductor chip and the first main surface of the second semiconductor chip are aligned facing each other such that the first sides of the first and second semiconductor chips are situated on the side of the first leads, and the first and second semiconductor chips are adhesion-fixed in positions offset with respect to one another such that the electrodes of the second semiconductor chip are situated further outside than the first side of the first semiconductor chip, and the first side of the first semiconductor chip is situated further outside than the second side of the second semiconductor chip,
the second main surface of the second semiconductor chip and the second main surface of the third semiconductor chip are aligned facing each other such that the first side of the third semiconductor chip is situated on the side of the second leads, and the second and third semiconductor chips are adhesion-fixed in positions offset with respect to one another such that the first side of the third semiconductor chip is situated further outside than the second side of the second semiconductor chip, and the first side of the second semiconductor chip is situated further outside than the second side of the third semiconductor chip,
the first main surface of the third semiconductor chip and the second main surface of the fourth semiconductor chip are aligned facing each other such that the first side of the fourth semiconductor chip is situated on the side of the second leads, and the third and fourth semiconductor chip are adhesion-fixed in positions offset with respect to one another such that the electrodes of the third semiconductor chip are situated further outside than the first side of the fourth semiconductor chip, and the second side of the fourth semiconductor chip is situated further outside than the second side of the third semiconductor chip,
the ends of the first leads are adhesion-fixed to the second main surfaces of the second and fourth semiconductor chips outside the second side of the third semiconductor chip, and
the ends of the second leads are adhesion-fixed to the second main surface of the first and third semiconductor chips outside the second side of the second semiconductor chip.
16. A semiconductor device comprising:
a resin sealing body having a rectangular plane surface;
first to fourth second semiconductor chips situated inside said resin sealing body and formed of rectangular-shaped plane surfaces, having a first main surface and second main surface facing each other, and having electrodes disposed on the first side of a first side and a second side of the first main surface, the first side and second side facing each other;
first leads having inner parts situated inside the resin sealing body, and outer parts projecting from the first side of the mutually opposite first side and second side of the resin sealing body situated outside the resin sealing body, the inner parts being electrically connected to the electrodes of the first and second semiconductor chips via bonding wires;
second leads having inner parts situated inside the resin sealing body, and outer parts projecting from the first side of the mutually opposite first side and second side of the resin sealing body situated outside the resin sealing body, the inner parts being electrically connected to the electrodes of the third and fourth semiconductor chips via bonding wires; and
supporting leads which support the first semiconductor chip,
wherein:
the second main surface of the first semiconductor chip and the first main surface of the second semiconductor chip are aligned facing each other such that the first side of the first semiconductor chip is situated on the side of the first leads, the second side of the second semiconductor chip is situated on the side of the second leads, and the first and second semiconductor chips are adhesion-fixed in positions offset with respect to one another such that the electrodes of the second semiconductor chip are situated further outside than the second side of the first semiconductor chip,
the second and third semiconductor chips are adhesion-fixed with the second main surface of the second semiconductor chip facing the second main surface of the third semiconductor chip such that the first side of the third semiconductor chip is situated on the side of the first leads,
the first main surface of the third semiconductor chip and the second main surface of the fourth semiconductor chip are aligned facing each other such that the first side of the fourth semiconductor chip is situated on the side of the second leads, and the third and fourth semiconductor chip are adhesion-fixed in positions offset with respect to one another such that the electrodes of the third semiconductor chip are situated further outside than the second side of the fourth semiconductor chip, and
the supporting leads are adhesion-fixed to the first main surface of the first semiconductor chip.
17. A semiconductor device comprising:
a resin sealing body having a rectangular plane surface;
first to fourth second semiconductor chips situated inside said resin sealing body and formed of rectangular-shaped plane surfaces, having a first main surface and second main surface facing each other, and having electrodes disposed on the first side of a first side and a second side of the first main surface, the first side and second side facing each other;
first leads having inner parts situated inside the resin sealing body, and outer parts projecting from the first side of the mutually opposite first side and second side of the resin sealing body situated outside the resin sealing body, the inner parts being electrically connected to the electrodes of the first and second semiconductor chips via bonding wires;
second leads having inner parts situated inside the resin sealing body, and outer parts projecting from the first side of the mutually opposite first side and second side of the resin sealing body situated outside the resin sealing body, the inner parts being electrically connected to the electrodes of the third and fourth semiconductor chips via bonding wires; and
supporting leads which support the first semiconductor chip,
wherein:
the second main surface of the first semiconductor chip and the first main surface of the second semiconductor chip are aligned facing each other such that the first sides of the first and second semiconductor chips are situated on the side of the first leads, and the first and second semiconductor chips are adhesion-fixed in positions offset with respect to one another such that the electrodes of the second semiconductor chip are situated further outside than the first side of the first semiconductor chip, and the first side of the first semiconductor chip is situated further outside than the second side of the second semiconductor chip,
the second main surface of the second semiconductor chip and the first main surface of the third semiconductor chip are aligned facing each other such that the first side of the third semiconductor chip is situated on the side of the second leads, and the second and third semiconductor chips are adhesion-fixed in positions offset with respect to one another such that the electrodes of the third semicoonductor chip are situated further outside than the second side of the first semiconductor chip, and the first side of the second semiconductor chip is situated further outside than the second side of the third semiconductor chip,
the second main surface of the third semiconductor chip and the first main surface of the fourth semiconductor chip are aligned facing each other such that the first side of the fourth semiconductor chip is situated on the side of the second leads, and the third and fourth semiconductor chip are adhesion-fixed in positions offset with respect to one another such that the electrodes of the fourth semiconductor chip are situated further outside than the first side of the third semiconductor chip, and the second side of the third semiconductor chip is situated further outside than the second side of the fourth semiconductor chip, and
the supporting leads are adhesion-fixed to the first main surface of the first semiconductor chip.
18. A semiconductor device comprising:
a resin sealing body having a rectangular plane surface;
first to fourth second semiconductor chips situated inside said resin sealing body and formed of rectangular-shaped plane surfaces, having a first main surface and second main surface facing each other, and having electrodes disposed on the first side of a first side and a second side of the first main surface, the first side and second side facing each other;
first leads having inner parts situated inside the resin sealing body, and outer parts projecting from the first side of the mutually opposite first side and second side of the resin sealing body situated outside the resin sealing body, the inner parts being electrically connected to the electrodes of the first and second semiconductor chips via bonding wires;
second leads having inner parts situated inside the resin sealing body, and outer parts projecting from the first side of the mutually opposite first side and second side of the resin sealing body situated outside the resin sealing body, the inner parts being electrically connected to the electrodes of the third and fourth semiconductor chips via bonding wires; and
supporting leads which support the second semiconductor chip,
wherein:
the first main surface of the first semiconductor chip and the second main surface of the second semiconductor chip are aligned facing each other such that the first sides of the first and second semiconductor chips are situated on the side of the first leads, and the first and second semiconductor chips are adhesion-fixed in positions offset with respect to one another such that the electrodes of the first semiconductor chip are situated further outside than the first side of the second semiconductor chip, and the second side of the second semiconductor chip is situated further outside than the second side of the first semiconductor chip,
the second main surface of the second semiconductor chip and the second main surface of the third semiconductor chip are aligned facing each other such that the first side of the third semiconductor chip is situated on the side of the second leads, and the second and third semiconductor chips are adhesion-fixed in positions offset with respect to one another such that the electrodes of the third semiconductor chip are situated further outside than the second side of the second semiconductor chip, and the electrodes of the second semiconductor chip are situated further outside than the second side of the third semiconductor chip,
the second main surface of the third semiconductor chip and the first main surface of the fourth semiconductor chip are aligned facing each other such that the first side of the fourth semiconductor chip is situated on the side of the second leads, and the second and third semiconductor chips are adhesion-fixed in positions offset with respect to one another such that the electrodes of the fourth semiconductor chip are situated further outside than the first side of the third semiconductor chip, and the second side of the third semiconductor chip is situated further outside than the second side of the fourth semiconductor chip, and
the supporting leads are adhesion-fixed to the second main surface of the second semiconductor chip outside the second side of the first semiconductor chip.
US09/826,965 2000-04-14 2001-04-06 Semiconductor device Expired - Fee Related US6433421B2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2000-114352 2000-04-14
JP2000114352A JP3813788B2 (en) 2000-04-14 2000-04-14 Semiconductor device and manufacturing method thereof

Publications (2)

Publication Number Publication Date
US20010031513A1 true US20010031513A1 (en) 2001-10-18
US6433421B2 US6433421B2 (en) 2002-08-13

Family

ID=18626170

Family Applications (1)

Application Number Title Priority Date Filing Date
US09/826,965 Expired - Fee Related US6433421B2 (en) 2000-04-14 2001-04-06 Semiconductor device

Country Status (3)

Country Link
US (1) US6433421B2 (en)
JP (1) JP3813788B2 (en)
TW (1) TW527673B (en)

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040164391A1 (en) * 2002-07-25 2004-08-26 Toru Okamura Stacked semiconductor device
US20050253208A1 (en) * 2004-05-13 2005-11-17 Mitsubishi Denki Kabushiki Kaisha Semiconductor micro device
US20080036067A1 (en) * 2006-08-07 2008-02-14 Chipmos Technologies Inc. Package structure with leadframe on offset chip-stacked structure
US20080136005A1 (en) * 2006-12-09 2008-06-12 Stats Chippac Ltd. Stackable integrated circuit package system
US20090146278A1 (en) * 2006-09-12 2009-06-11 Chipmos Technologies Inc. Chip-stacked package structure with asymmetrical leadframe
US20090152709A1 (en) * 2007-12-14 2009-06-18 Renesas Technology Corp. Semiconductor device
US7576431B2 (en) 2003-12-25 2009-08-18 Oki Semiconductor Co., Ltd. Semiconductor chip package and multichip package
US20100044849A1 (en) * 2006-12-09 2010-02-25 Kim Ohsug Stacked integrated circuit package-in-package system and method of manufacture thereof
US20100164080A1 (en) * 2008-12-26 2010-07-01 Kabushiki Kaisha Toshiba Semiconductor device
US20110133323A1 (en) * 2005-05-11 2011-06-09 Isao Ozawa Semiconductor device with sealed semiconductor chip

Families Citing this family (39)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3958522B2 (en) * 1998-10-14 2007-08-15 株式会社ルネサステクノロジ Semiconductor device
JP2002124626A (en) * 2000-10-16 2002-04-26 Hitachi Hokkai Semiconductor Ltd Semiconductor device
TW544901B (en) * 2001-06-13 2003-08-01 Matsushita Electric Ind Co Ltd Semiconductor device and manufacture thereof
JP2003007971A (en) * 2001-06-25 2003-01-10 Toshiba Corp Semiconductor device
JP2004071947A (en) * 2002-08-08 2004-03-04 Renesas Technology Corp Semiconductor device
KR100475740B1 (en) 2003-02-25 2005-03-10 삼성전자주식회사 semiconductor intergrated circuit having pads layout for improving signal integrity and for reducing chip size
DE10322719A1 (en) * 2003-05-20 2005-01-05 Infineon Technologies Ag Circuit arrangement with several chips in housing has at least one top chip mounted on base chip or chips so that base chip does or does not fully support top chip
JP3880572B2 (en) 2003-10-31 2007-02-14 沖電気工業株式会社 Semiconductor chip and semiconductor device
JP2005150456A (en) * 2003-11-17 2005-06-09 Oki Electric Ind Co Ltd Semiconductor device and its manufacturing method
JP3776427B2 (en) 2003-11-17 2006-05-17 沖電気工業株式会社 Semiconductor device and manufacturing method thereof
JP2007066922A (en) * 2003-11-28 2007-03-15 Renesas Technology Corp Semiconductor integrated circuit device
JP4372022B2 (en) * 2004-04-27 2009-11-25 株式会社東芝 Semiconductor device
JP4575726B2 (en) * 2004-08-23 2010-11-04 Hoya株式会社 The tip of the electronic endoscope
US20060202317A1 (en) * 2005-03-14 2006-09-14 Farid Barakat Method for MCP packaging for balanced performance
JP4643341B2 (en) * 2005-04-08 2011-03-02 株式会社東芝 Semiconductor device
JP4674113B2 (en) * 2005-05-06 2011-04-20 Okiセミコンダクタ宮崎株式会社 Semiconductor device and manufacturing method thereof
US7348660B2 (en) 2005-07-29 2008-03-25 Infineon Technologies Flash Gmbh & Co. Kg Semiconductor package based on lead-on-chip architecture, the fabrication thereof and a leadframe for implementing in a semiconductor package
JP2007134486A (en) * 2005-11-10 2007-05-31 Toshiba Corp Stacked semiconductor device and its manufacturing method
US7420269B2 (en) * 2006-04-18 2008-09-02 Stats Chippac Ltd. Stacked integrated circuit package-in-package system
US7638868B2 (en) * 2006-08-16 2009-12-29 Tessera, Inc. Microelectronic package
US8242607B2 (en) * 2006-12-20 2012-08-14 Stats Chippac Ltd. Integrated circuit package system with offset stacked die and method of manufacture thereof
TWI327365B (en) * 2007-01-19 2010-07-11 Chipmos Technologies Inc Zigzag-stacked chip package structure
JP4751351B2 (en) * 2007-02-20 2011-08-17 株式会社東芝 Semiconductor device and semiconductor module using the same
JP5036409B2 (en) * 2007-05-31 2012-09-26 ラピスセミコンダクタ宮崎株式会社 Semiconductor device and manufacturing method thereof
KR100881198B1 (en) * 2007-06-20 2009-02-05 삼성전자주식회사 Semoconductor package and Semoconductor package module including the same
US8299626B2 (en) 2007-08-16 2012-10-30 Tessera, Inc. Microelectronic package
JP4317245B2 (en) 2007-09-27 2009-08-19 新光電気工業株式会社 Electronic device and manufacturing method thereof
KR100886717B1 (en) * 2007-10-16 2009-03-04 주식회사 하이닉스반도체 Stacked semiconductor package and method of manufacturing thereof
US20090096073A1 (en) 2007-10-16 2009-04-16 Kabushiki Kaisha Toshiba Semiconductor device and lead frame used for the same
US20090127694A1 (en) 2007-11-14 2009-05-21 Satoshi Noro Semiconductor module and image pickup apparatus
JP5150242B2 (en) * 2007-12-27 2013-02-20 株式会社東芝 Semiconductor memory device
JP5150243B2 (en) * 2007-12-27 2013-02-20 株式会社東芝 Semiconductor memory device
JP2010165984A (en) * 2009-01-19 2010-07-29 Toshiba Corp Semiconductor device
KR101557273B1 (en) * 2009-03-17 2015-10-05 삼성전자주식회사 Semiconductor package
KR20100109243A (en) 2009-03-31 2010-10-08 삼성전자주식회사 Semiconductor package
KR20100117977A (en) 2009-04-27 2010-11-04 삼성전자주식회사 Semiconductor package
KR101660430B1 (en) * 2009-08-14 2016-09-27 삼성전자 주식회사 Semiconductor package
KR101713228B1 (en) 2010-06-24 2017-03-07 삼성전자주식회사 Semiconductor memory devices having asymmetric wordline pads
JP2015176893A (en) * 2014-03-13 2015-10-05 株式会社東芝 Semiconductor device and method of manufacturing the same

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04302165A (en) 1991-03-29 1992-10-26 Matsushita Electron Corp Semiconductor storage device
US5479051A (en) * 1992-10-09 1995-12-26 Fujitsu Limited Semiconductor device having a plurality of semiconductor chips
JPH0758281A (en) 1993-08-12 1995-03-03 Hitachi Ltd Formation of semiconductor device
JPH1084074A (en) * 1996-09-09 1998-03-31 Mitsubishi Electric Corp Semiconductor package
JP3359846B2 (en) * 1997-07-18 2002-12-24 シャープ株式会社 Semiconductor device
JP2001127246A (en) * 1999-10-29 2001-05-11 Fujitsu Ltd Semiconductor device

Cited By (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040164391A1 (en) * 2002-07-25 2004-08-26 Toru Okamura Stacked semiconductor device
US7576431B2 (en) 2003-12-25 2009-08-18 Oki Semiconductor Co., Ltd. Semiconductor chip package and multichip package
US7868470B2 (en) 2003-12-25 2011-01-11 Oki Semiconductor Co., Ltd. Semiconductor chip package and multichip package
US20090309205A1 (en) * 2003-12-25 2009-12-17 Oki Semiconductor Co., Ltd. Semiconductor chip package and multichip package
US20050253208A1 (en) * 2004-05-13 2005-11-17 Mitsubishi Denki Kabushiki Kaisha Semiconductor micro device
US20110133323A1 (en) * 2005-05-11 2011-06-09 Isao Ozawa Semiconductor device with sealed semiconductor chip
US8970019B2 (en) * 2005-05-11 2015-03-03 Kabushiki Kaisha Toshiba Semiconductor device with sealed semiconductor chip
US20080036067A1 (en) * 2006-08-07 2008-02-14 Chipmos Technologies Inc. Package structure with leadframe on offset chip-stacked structure
US7582953B2 (en) * 2006-08-07 2009-09-01 Chipmos Technologies Inc. Package structure with leadframe on offset chip-stacked structure
US20090146278A1 (en) * 2006-09-12 2009-06-11 Chipmos Technologies Inc. Chip-stacked package structure with asymmetrical leadframe
US20100044849A1 (en) * 2006-12-09 2010-02-25 Kim Ohsug Stacked integrated circuit package-in-package system and method of manufacture thereof
US20080136005A1 (en) * 2006-12-09 2008-06-12 Stats Chippac Ltd. Stackable integrated circuit package system
US8617924B2 (en) 2006-12-09 2013-12-31 Stats Chippac Ltd. Stacked integrated circuit package-in-package system and method of manufacture thereof
US8729687B2 (en) * 2006-12-09 2014-05-20 Stats Chippac Ltd. Stackable integrated circuit package system
US8304874B2 (en) * 2006-12-09 2012-11-06 Stats Chippac Ltd. Stackable integrated circuit package system
US20130032954A1 (en) * 2006-12-09 2013-02-07 Stats Chippac Ltd. Stackable integrated circuit package system
US20090152709A1 (en) * 2007-12-14 2009-06-18 Renesas Technology Corp. Semiconductor device
US8237267B2 (en) 2007-12-14 2012-08-07 Renesas Electronics Corporation Semiconductor device having a microcomputer chip mounted over a memory chip
US7888796B2 (en) * 2007-12-14 2011-02-15 Renesas Electronics Corporation Controller chip mounted on a memory chip with re-wiring lines
US8143707B2 (en) * 2008-12-26 2012-03-27 Kabushiki Kaisha Toshiba Semiconductor device
US20100164080A1 (en) * 2008-12-26 2010-07-01 Kabushiki Kaisha Toshiba Semiconductor device

Also Published As

Publication number Publication date
JP3813788B2 (en) 2006-08-23
JP2001298150A (en) 2001-10-26
TW527673B (en) 2003-04-11
US6433421B2 (en) 2002-08-13

Similar Documents

Publication Publication Date Title
CN1169215C (en) Semiconductor device and method for manufacture thereof
KR100721468B1 (en) A method of producing semiconductor device
US5545922A (en) Dual sided integrated circuit chip package with offset wire bonds and support block cavities
CN1230882C (en) Method of mfg. semiconductor device, and semiconductor device
US7112048B2 (en) BOC BGA package for die with I-shaped bond pad layout
US6927096B2 (en) Method of manufacturing a semiconductor device
JP3420057B2 (en) Resin-sealed semiconductor device
KR100285664B1 (en) Stack package and method for fabricating the same
US7595551B2 (en) Semiconductor package for a large die
US6278176B1 (en) Semiconductor device and process for producing the same
KR0169187B1 (en) Semiconductor device and its manufacture
US6818474B2 (en) Method for manufacturing stacked chip package
US6642609B1 (en) Leadframe for a semiconductor device having leads with land electrodes
TW575955B (en) Leadframe and method of manufacturing a semiconductor device using the same
US5530292A (en) Semiconductor device having a plurality of chips
US6693349B2 (en) Semiconductor chip package having a leadframe with a footprint of about the same size as the chip
KR100480543B1 (en) Method for sealing semiconductor device with resin
KR100441532B1 (en) Semiconductor device
JP4388586B2 (en) Semiconductor device
US20040100772A1 (en) Packaged microelectronic component assemblies
US5917242A (en) Combination of semiconductor interconnect
US20020027273A1 (en) Semiconductor package and fabricating method thereof
KR100219791B1 (en) Semiconductor device manufacture thereof and manufacture of leadframe
US5444301A (en) Semiconductor package and method for manufacturing the same
JP2005519471A (en) Multilayer die semiconductor device

Legal Events

Date Code Title Description
AS Assignment

Owner name: HITACHI, LTD., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MASUDA, MASACHIKA;WADA, TAMAKI;NISHIZAWA, HIROTAKA;AND OTHERS;REEL/FRAME:012799/0185

Effective date: 20010302

Owner name: HITACHI ULSI SYSTEMS CO., LTD., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MASUDA, MASACHIKA;WADA, TAMAKI;NISHIZAWA, HIROTAKA;AND OTHERS;REEL/FRAME:012799/0185

Effective date: 20010302

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

AS Assignment

Owner name: RENESAS ELECTRONICS CORPORATION, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HITACHI, LTD.;REEL/FRAME:026109/0976

Effective date: 20110307

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Expired due to failure to pay maintenance fee

Effective date: 20140813