US11430392B2 - Display device and electronic apparatus - Google Patents

Display device and electronic apparatus Download PDF

Info

Publication number
US11430392B2
US11430392B2 US17/131,834 US202017131834A US11430392B2 US 11430392 B2 US11430392 B2 US 11430392B2 US 202017131834 A US202017131834 A US 202017131834A US 11430392 B2 US11430392 B2 US 11430392B2
Authority
US
United States
Prior art keywords
power supply
line
data
capacitance element
switch
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
US17/131,834
Other languages
English (en)
Other versions
US20210201822A1 (en
Inventor
Tsuyoshi Tamura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Epson Corp
Original Assignee
Seiko Epson Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Epson Corp filed Critical Seiko Epson Corp
Assigned to SEIKO EPSON CORPORATION reassignment SEIKO EPSON CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: TAMURA, TSUYOSHI
Publication of US20210201822A1 publication Critical patent/US20210201822A1/en
Application granted granted Critical
Publication of US11430392B2 publication Critical patent/US11430392B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3225—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
    • G09G3/3233—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix with pixel circuitry controlling the current through the light-emitting element
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3275—Details of drivers for data electrodes
    • G—PHYSICS
    • G02—OPTICS
    • G02B—OPTICAL ELEMENTS, SYSTEMS OR APPARATUS
    • G02B27/00—Optical systems or apparatus not provided for by any of the groups G02B1/00 - G02B26/00, G02B30/00
    • G02B27/01—Head-up displays
    • G02B27/017—Head mounted
    • G02B27/0172—Head mounted characterised by optical features
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3275—Details of drivers for data electrodes
    • G09G3/3291—Details of drivers for data electrodes in which the data driver supplies a variable data voltage for setting the current through, or the voltage across, the light-emitting elements
    • G—PHYSICS
    • G02—OPTICS
    • G02B—OPTICAL ELEMENTS, SYSTEMS OR APPARATUS
    • G02B27/00—Optical systems or apparatus not provided for by any of the groups G02B1/00 - G02B26/00, G02B30/00
    • G02B27/01—Head-up displays
    • G02B27/0101—Head-up displays characterised by optical features
    • G02B2027/0143—Head-up displays characterised by optical features the two eyes not being equipped with identical nor symmetrical optical devices
    • G—PHYSICS
    • G02—OPTICS
    • G02B—OPTICAL ELEMENTS, SYSTEMS OR APPARATUS
    • G02B27/00—Optical systems or apparatus not provided for by any of the groups G02B1/00 - G02B26/00, G02B30/00
    • G02B27/01—Head-up displays
    • G02B27/017—Head mounted
    • G02B2027/0178—Eyeglass type
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G09G2300/0809—Several active elements per pixel in active matrix panels
    • G09G2300/0819—Several active elements per pixel in active matrix panels used for counteracting undesired variations, e.g. feedback or autozeroing
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264—Details of driving circuits
    • G09G2310/0297—Special arrangements with multiplexing or demultiplexing of display data in the drivers for data electrodes, in a pre-processing circuitry delivering display data to said drivers or in the matrix panel, e.g. multiplexing plural data signals to one D/A converter or demultiplexing the D/A converter output to multiple columns
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0233—Improving the luminance or brightness uniformity across the screen
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/02—Details of power systems and of start or stop of display operation
    • G09G2330/028—Generation of voltages supplied to electrode drivers in a matrix display other than LCD

Definitions

  • the present invention relates to a display device and an electronic apparatus.
  • a display device uses an organic light-emitting diode (OLED), for example, as a display element.
  • OLED organic light-emitting diode
  • a pixel circuit including the display element, a transistor, and the like is generally provided corresponding to a pixel of an image to be displayed.
  • a reduction in display size and a higher display definition are often required of the display device.
  • a technology is conceived in which a display device is integrated on a semiconductor substrate made of silicon or the like, for example, (see, for example, JP-A-2017-146535).
  • a display device includes a first data line, a second data line, a first data transfer line corresponding to the first data line, a second data transfer line corresponding to the second data line, a first capacitance element holding a voltage of a data signal transferred to the first data transfer line, a second capacitance element electrically coupled to the first data line, a third capacitance element holding a voltage of a data signal transferred to the second data transfer line, a fourth capacitance element electrically coupled to the second data line, a power supply line to which a reference voltage is supplied, a first switch provided between the first data transfer line and the second capacitance element, a second switch provided between the power supply line and the second capacitance element, a third switch provided between the second data transfer line and the fourth capacitance element, a fourth switch provided between the power supply line and the fourth capacitance element, a first power supply supplying the reference voltage to one end of the power supply line, and a second power supply supplying the reference voltage to another end of the
  • a display device includes a first data line, a second data line, a first data transfer line corresponding to the first data line, a second data transfer line corresponding to the second data line, a first capacitance element holding a voltage of a data signal transferred to the first data transfer line, a second capacitance element electrically coupled to the first data line, a third capacitance element holding a voltage of a data signal transferred to the second data transfer line, a fourth capacitance element electrically coupled to the second data line, a power supply line to which a initialization voltage is supplied, a first switch provided between the first data transfer line and the second capacitance element, a second switch provided between the power supply line and the first data line, a third switch provided between the second data transfer line and the fourth capacitance element, a fourth switch provided between the power supply line and the second data line, a first power supply supplying the initialization voltage to one end of the power supply line, and a second power supply supplying the initialization voltage to another end
  • FIG. 1 is a perspective view illustrating a configuration of a display device according to a first embodiment.
  • FIG. 2 is a block diagram illustrating a configuration of the display device.
  • FIG. 3 is a circuit diagram of a configuration of main portions of the display device.
  • FIG. 4 is a diagram illustrating a configuration of a pixel circuit in the display device.
  • FIG. 5 is a timing chart illustrating operations of the display device.
  • FIG. 6 is a diagram for describing the operations of the display device.
  • FIG. 7 is a diagram for describing the operations of the display device.
  • FIG. 8 is a diagram for describing the operations of the display device.
  • FIG. 9 is a diagram for describing the operations of the display device.
  • FIG. 10 is a plan view illustrating an arrangement of elements and wiring in the display device.
  • FIG. 11 is a plan view illustrating an arrangement of the elements and wiring of the display device according to a second embodiment.
  • FIG. 12 is a perspective view illustrating a head-mounted display using the display device.
  • FIG. 13 is a diagram illustrating an optical configuration of the head-mounted display.
  • FIG. 14 is a plan view illustrating the display device according to a first comparative example.
  • FIG. 15 is a plan view illustrating the display device according to a second comparative example.
  • a display device according to embodiments of the present disclosure is described below with reference to the accompanying drawings.
  • a size and a scale of each unit is different from the actual size and the actual scale of each unit as appropriate.
  • the embodiments described below are favorable specific examples, and various technically preferable limitations are applied, but the scope of the present disclosure is not limited to these modes unless there is a specific notation to limit the disclosure in the following description.
  • FIG. 1 is a perspective view illustrating a configuration of a display device 10 according to a first embodiment
  • FIG. 2 is a block diagram illustrating the configuration of the display device 10 .
  • the display device 10 is a micro display panel that displays a color image in a head-mounted display (HMD), for example, and a plurality of pixel circuits, driving circuits that drive the pixel circuits, and the like are formed on a semiconductor substrate.
  • the semiconductor substrate is typically a silicon substrate, but may be another semiconductor substrate.
  • the display device 10 is housed in a frame-shaped case 192 that is open in a display region, and is coupled to one end of a flexible printed circuit (FPC) substrate 194 .
  • a plurality of terminals 196 for coupling to an external host device are provided on the other end of the FPC substrate 194 .
  • the host device outputs an image signal and a synchronization signal for display on the display device 10 , using a differential signal such as a mini-low voltage differential signaling (mini-LVDS) system, for example.
  • mini-LVDS mini-low voltage differential signaling
  • the display device 10 includes an interface 15 , a control circuit 20 , a data signal output circuit 30 , a switch group 40 , an initialization circuit 50 , an auxiliary circuit 70 , a display region 100 , and a scanning line drive circuit 120 .
  • m rows of scanning lines 12 are provided along the left-right direction in FIG. 2
  • (3q) columns of data lines 14 b are provided along the vertical direction and so as to be electrically insulated from each of the scanning lines 12 .
  • m and q are integers equal to or greater than 2. Further, pixel circuits are provided corresponding to intersections between the m rows of scanning lines 12 and the (3q) columns of data lines 14 .
  • the interface 15 receives the differential signal output from the host device and restores the differential signal to an image signal Vid and a synchronization signal Sync. Note that the interface 15 is a small amplitude differential interface, such as the mini-LVDS described above.
  • the control circuit 20 controls each of units on the basis of the image signal Vid and the synchronization signal Sync restored by the interface 15 .
  • the image signal Vid supplied in synchronization with the synchronization signal Sync specifies a gray scale level of pixels in an image to be displayed, for example, using 8 bits for each of RGB.
  • the synchronization signal Sync includes a vertical synchronization signal indicating a vertical scanning start of the image signal Vid, a horizontal synchronization signal indicating a horizontal scanning start, and a dot clock signal indicating timing of one pixel of the image signal.
  • the control circuit 20 generates control signals Gcp, Gref, Y_Ctr, /Gini, L_Ctr, S_Ctr, Sel ( 1 ) to Sel(q), and a clock signal Clk to control each of the units. Although not illustrated in FIG. 2 , the control circuit 20 outputs a control signal /Gcp having a logical inverse relationship to the control signal Gcp and control signals /Sel( 1 ) to /Sel(q) each having a logical inverse relationship to Sel( 1 ) to Sel(q).
  • control circuit 20 appropriately processes the image signal Vid, up-converts the data to 10 bits, for example, and outputs the signal as an image signal Vdat.
  • control circuit 20 includes a lookup table for converting the image signal Vid to the image signal Vdat, a register that stores various setting parameters, and the like.
  • the scanning line drive circuit 120 is a circuit that, in accordance with the control signal Y_Ctr, drives the pixel circuits arranged in the m rows and (3q) columns, taking each row as a unit.
  • the data signal output circuit 30 outputs a first data signal. Specifically, the data signal output circuit 30 outputs the first data signal of a voltage corresponding to the gray scale level of a pixel expressed by the pixel circuit, that is, of a pixel in the image to be displayed, which is the first data signal before compression of the voltage amplitude.
  • the voltage amplitude of the first data signal output from the data signal output circuit 30 is compressed and supplied to the data line 14 b as a second data signal.
  • the second data signal after the compression is also a voltage corresponding to the gray scale level of the pixel.
  • the voltage of the data line 14 b is a voltage corresponding to the gray scale level of the pixel.
  • the data signal output circuit 30 also has a function of performing parallel conversion for converting the serially supplied image signal Vdat into a plurality of phases (“3” phases, which is a coefficient of q in this example).
  • the data signal output circuit 30 includes a shift register 31 , a latching circuit 32 , a D/A converter circuit group 33 , and an amplifier group 34 .
  • the shift register 31 sequentially transfers the image signal Vdat that is serially supplied in synchronization with the clock signal Clk, and stores the image signals Vdat for one row, that is, (3q) in terms of the number of pixel circuits.
  • the latching circuit 32 latches the (3q) image signals Vdat stored in the shift register 31 , in accordance with the control signal L_Ctr, and, in accordance with the control signal L_Ctr, parallel converts the latched image signals Vdat to the three phases and outputs the converted image signals Vdat.
  • the D/A converter circuit group 33 includes three digital to analog (D/A) converters.
  • the three D/A converters convert the three-phase image signals Vdat output from the latching circuit 32 into analog signals.
  • the amplifier group 34 includes three amplifiers.
  • the three amplifiers amplify the three-phase analog signals output from the D/A converter circuit group 33 and output the amplified signals as first data signals Vd( 1 ), Vd( 2 ), and Vd( 3 ).
  • the control circuit 20 outputs the control signals Sel( 1 ) to Sel(q), which sequentially exclusively become an H level prior to a writing period, as will be described below.
  • the control circuit 20 outputs the control signals Sel( 1 ) to Sel(q), which sequentially exclusively become the H level in an initialization period and a compensation period, among horizontal scanning periods.
  • FIG. 3 is a circuit diagram illustrating a configuration of the switch group 40 , the initialization circuit 50 , the auxiliary circuit 70 , and the display region 100 of the display device 10 .
  • pixel circuits 110 corresponding to the pixels of the image to be displayed are arranged in a matrix.
  • the pixel circuits 110 are provided corresponding to the intersections between the m rows of scanning lines 12 and the (3q) columns of data lines 14 .
  • the pixel circuits 110 are arranged in a matrix having the m rows arranged vertically and the (3q) columns arranged horizontally in FIG. 3 .
  • the rows may be referred to sequentially from the top in the drawings as rows 1, 2, 3, . . . , (m ⁇ 1), and m.
  • the columns may be referred to sequentially from the left in the drawings as columns 1, 2, 3, . . . , (3q ⁇ 1), and (3q).
  • the data lines 14 b are grouped every three columns in FIG. 2 and FIG. 3 .
  • a total of three columns of the data lines 14 b belong to a j-th group, when counting from the left, namely, a (3j ⁇ 2)-th column, a (3j ⁇ 1)-th column, and a (3j)-th column.
  • the three pixel circuits 110 corresponding to the intersection of the scanning line 12 in the same row and the three columns of the data lines 14 b belonging to the same group respectively correspond to R (red), G (green), and B (blue) pixels, and these three pixels represent one dot of a color image to be displayed.
  • the color of the one dot is represented by additive color mixing, by the three pixel circuits 110 corresponding to RGB.
  • the scanning line drive circuit 120 generates, in accordance with the control signal Y_Ctr, a scanning signal for sequentially scanning each of the rows of the scanning lines 12 .
  • the scanning signals supplied to the scanning lines 12 in rows 1, 2, 3, . . . , (m ⁇ 1), and m are respectively denoted by /Gwr( 1 ), /Gwr( 2 ), . . . , /Gwr(m ⁇ 1), and /Gwr(m).
  • the scanning line drive circuit 120 in addition to the scanning signals /Gwr( 1 ) to /Gwr(m), the scanning line drive circuit 120 generates control signals synchronized with the scanning signals for each of the rows, and supplies the control signals to the display region 100 , but this is not illustrated in FIG. 3 .
  • a data transfer line 14 a is provided corresponding to the data line 14 b.
  • the switch group 40 is a collection of capacitance elements 41 provided for each of the data transfer lines 14 a and transmission gates 45 provided for each of the data transfer lines 14 a.
  • the input ends of the q transmission gates 45 corresponding to the columns 2, 5, 8, . . . , (3q ⁇ 1) are coupled in common, and the first data signal Vd( 2 ) is supplied in time series for each of the pixels.
  • the input ends of the q transmission gates 45 corresponding to the columns 3, 6, 9, . . . , (3q) are coupled in common, and the first data signal Vd( 3 ) is supplied in time series for each of the pixels.
  • An output end of the transmission gate 45 in a given one of the columns is coupled to one end of the data transfer line 14 a corresponding to that column.
  • the three transmission gates 45 corresponding to the (3j ⁇ 2)-th, (3j ⁇ 1)-th, and (3j)-th columns belonging to the j-th group are ON between the input end and the output end when the control signal Sel(j) is at the H level (when the control signal /Sel(j) is at an L level).
  • One end of the capacitance element 41 in a given column is coupled to the one end of the data transfer line 14 a corresponding to that column, and the other end of the capacitance element 41 is grounded to a constant potential, such as a potential that is a reference for a zero voltage.
  • the auxiliary circuit 70 is a collection of transmission gates 72 provided for each of the columns, N-channel MOS type transistors 73 provided for each of the columns, and capacitance elements 75 provided for each of the columns.
  • an input end of the transmission gate 72 corresponding to a given column is coupled to the other end of the data transfer line 14 a
  • an output end of the transmission gate 72 corresponding to the column is coupled to the drain node of the transistor 73 corresponding to that column and to one end of the capacitance element 75 corresponding to that column.
  • the control signal Gref is supplied to the gate node of the transistor 73 , and the source node of the transistor 73 is coupled to a power supply line 171 of a voltage Vref. Note that in FIG. 3 , the voltage Vref is supplied from the left end of the power supply line 171 , but, as will be described below, the voltage Vref is also supplied from the right end of the power supply line 171 .
  • the other end of the capacitance element 75 corresponding to the given column is coupled to one end of the data line 14 b corresponding to that column.
  • the initialization circuit 50 is a collection of P-channel MOS type transistors 56 provided for each of the columns.
  • the control signal /Gini is supplied to the gate node of the transistor 56 , and the source node of the transistor 56 is coupled to a power supply line 151 of a voltage Vini.
  • the drain node of the transistor 56 corresponding to a given column is coupled to the data line 14 b corresponding to that column. Note that in FIG. 3 , the voltage Vini is supplied from the left end of the power supply line 151 , but, as will be described below, the voltage Vini is also supplied from the right end of the power supply line 151 .
  • the one end of the data transfer line 14 a is coupled to the output end of the transmission gate 45 and the one end of the capacitance element 41 , and the other end of the data transfer line 14 a is coupled to the input end of the transmission gate 72 . Since the display region 100 is positioned between the switch group 40 and the auxiliary circuit 70 , the data transfer line 14 a passes through the display area 100 .
  • the first data signal supplied to the data transfer line 14 a via the transmission gate 45 is supplied to the pixel circuit 110 as the second data signal via the transmission gate 72 , the capacitance element 75 , and the data line 14 b.
  • the first data signal output from the data signal output circuit 30 reaches the auxiliary circuit 70 that is positioned on the opposite side of the display region 100 from the data signal output circuit 30 , is turned back, and is supplied to the pixel circuit 110 via the data line 14 b as the second data signal.
  • FIG. 4 is a diagram illustrating a configuration of the pixel circuit 110 .
  • the pixel circuits 110 arranged in the m rows and (3q) columns are electrically identical to each other. For this reason, the pixel circuit 110 will be described with reference to the i-th row, which is representative of one of the pixel circuits 110 corresponding to any of the columns.
  • the pixel circuit 110 includes an OLED 130 , P-channel transistors 121 to 125 , and a capacitance element 132 .
  • control signals /Gel(i) and /Gcmp(i) are supplied from the scanning line drive circuit 120 to the i-th pixel circuit 110 .
  • the OLED 130 is an example of a display element, in which a light emission function layer 216 is interposed between a pixel electrode 213 and a common electrode 218 .
  • the pixel electrode 213 functions as an anode and the common electrode 218 functions as a cathode. Further, the common electrode 218 has optical transparency.
  • the white light generated at this time is resonated by an optical resonator configured by a reflective film and a half mirror (not illustrated), and is emitted at a resonance wavelength set in accordance with one of the colors of RGB.
  • a color filter corresponding to the color is provided on the emission side of the light from the optical resonator.
  • the OLED 130 provided in the pixel circuit 110 is a smallest unit of the display image.
  • One of the pixel circuits 110 includes one of the OLEDs 130 .
  • a given one of the pixel circuits 110 is controlled independently from the other pixel circuits 110 , and the OLED 130 emits light in a color corresponding to the pixel circuit 110 to represent one of the three primary colors.
  • the one pixel circuit 110 represents one of the three primary colors among the colors to be displayed, strictly speaking, the pixel circuit 110 should be referred to as a subpixel circuit, but is referred to as a pixel circuit in order to simplify the description. Note that when the display device 10 simply displays only a light and dark monochrome image, the color filter may be omitted.
  • the gate node is coupled to the drain node of the transistor 122 , the source node is coupled to a power supply line 116 of a voltage Vel, and the drain node is coupled to the source node of the transistor 123 and to the source node of the transistor 124 .
  • the capacitance element 132 one end is coupled to the gate node of the transistor 121 , and the other end is coupled to a constant voltage, such as the power supply line 116 of the voltage Vel, for example.
  • the capacitance element 132 holds the voltage of a gate node g in the transistor 121 .
  • the capacitance element 132 a capacitor which is parasitic to the gate node of the transistor 121 may be used, or a capacitor formed by interposing an insulating layer between mutually different conductive layers in a silicon substrate may be used.
  • the gate node is coupled to the scanning line 12 of the i-th row, and the source node is coupled to the data line 14 b of that column.
  • control signal /Gcmp(i) is supplied to the gate node, and the drain node is coupled to the data line 14 b in that column.
  • the control signal /Gel(i) is supplied to the gate node, and the drain node is coupled to the pixel electrode 213 , which is the anode of the OLED 130 , and to the drain node of the transistor 125 .
  • control signal /Gcmp(i) is supplied to the gate node, and the source node is coupled to a power supply line of a voltage Vorst.
  • the common electrode 218 that functions as the cathode of the OLED 130 is coupled to a power supply line of a voltage Vct. Further, since the display panel 10 is formed on the silicon substrate, a substrate potential of each of the transistors 121 to 125 is assumed to correspond to the voltage Vel, for example.
  • FIG. 5 is a timing chart for describing operations of the display device 10 .
  • the scanning line drive circuit 120 causes the scanning signals /Gwr( 1 ), /Gwr( 2 ), . . . , /Gwr(m ⁇ 1), and /Gwr(m) to be sequentially exclusively at the L level for each of a horizontal scanning period (H).
  • the period of one frame refers to a period required to display one segment of the image specified by the image signal Vid.
  • the length of the period of one frame is the same as the vertical synchronization period, for example, if the frequency of the vertical synchronization signal included in the synchronization signal Sync is 60 Hz, then the period of one frame is 16.7 milliseconds corresponding to one cycle of the vertical synchronization signal.
  • a vertical scale indicating the voltage is not necessarily aligned over each of the signals.
  • the horizontal scanning period (H) is divided into three main periods, namely, an initialization period (A), a compensation period (B), and a writing period (C). Further, a light emission period (D) is further added as an operation of the pixel circuit 110 , in addition to the above-described three periods.
  • the control signal /Gini In the initialization period (A) in each of the horizontal scanning periods (H), the control signal /Gini is at the L level, the control signal /Gref is at the H level, and the control signal Gcp is at the L level. Further, in the compensation period (B), the control signal /Gini is at the H level, the control signal /Gref maintains the H level, and the control signal Gcp maintains the L level. In the writing period (C), the control signal /Gini maintains the H level, the control signal /Gref is at the L level, and the control signal Gcp is at the H level.
  • the light emission period (D) of the pixel circuit 110 in the i-th row refers to a period in which the control signal /Gel(i) is at the L level.
  • the scanning signal /Gwr(i) is at the L level, and thus the transistor 122 in the i-th pixel circuit 110 is ON. Further, in the horizontal scanning period (H), the control signal /Gel is at the H level, and thus the transistor 124 in the pixel circuit 110 is OFF.
  • the transistor 56 is ON as a result of the control signal /Gini being at the L level.
  • the data line 14 b , the gate node g of the transistor 121 , the one end of the capacitance element 132 , and the other end of the capacitance element 75 are initialized to the voltage Vini.
  • the transistors 123 and 125 are OFF as a result of the control signal /Gcmp(i) being at the H level.
  • the transistor 73 is ON as a result of the control signal Gref being at the L level, and thus, as illustrated in FIG. 6 , one end of the capacitance element 75 is initialized to the voltage Vref.
  • the control signal /Gcmp(i) is at the L level in a state in which the scanning signal /Gwr(i) is at the L level.
  • the transistor 123 is ON in a state in which the transistor 121 is on.
  • the transistor 121 is in a state in which the gate node and the drain node are coupled, that is, in a diode coupled state.
  • the voltage between the gate node and the source node in the transistor 121 converges to a threshold voltage of the transistor 121 .
  • the threshold voltage is denoted by Vth for convenience
  • the gate node g of the transistor 121 converges to a voltage (Vel ⁇ Vth) corresponding to the threshold voltage Vth.
  • the gate node and the drain node of the transistor 121 are coupled to the data line 14 b , and thus, the voltage of the data line 14 b is also the voltage (Vel ⁇ Vth).
  • the control signal Gref is at the H level and the transistor 73 is on, and thus, in the capacitance element 75 , one end is the voltage Vref and the other end is the voltage (Vel ⁇ Vth).
  • the transistor 125 is ON as a result of the control signal /Gcmp(i) being at the L level, and thus the anode (pixel electrode) of the OLED 130 is reset to the voltage Vorst.
  • the control signals Sel( 1 ) to Sel(q) are sequentially exclusively at the H level in the initialization period (A) and the compensation period (B). Note that although not illustrated in FIG. 5 , FIG. 6 , and FIG. 7 , the control signals /Sel( 1 ) to /Sel(q) are sequentially exclusively at the L level in synchronization with the control signals Sel( 1 ) to Sel(q) in the initialization period (A) and the compensation period (B).
  • the control signal Sel(j) when, of the control signals Sel( 1 ) to Sel(q), the control signal Sel(j) is at the H level, for example, the data signal output circuit 30 outputs the first data signals Vd( 1 ) to Vd( 3 ) of the three pixels corresponding to the intersections between the scanning line 12 in the i-th row and the data lines 14 b belonging to the j-th group.
  • the data signal output circuit 30 outputs the first data signal Vd( 1 ) corresponding to the pixel of the i-th row and the (3j ⁇ 2)-th column, outputs the first data signal Vd( 2 ) corresponding to the pixel of the i-th row and the (3j ⁇ 1)-th column, and outputs the first data signal Vd( 3 ) corresponding to the pixel of the i-th row and the (3j)-th column.
  • the data signal output circuit 30 when j is “2”, in a time period in which the control signal Sel( 2 ) is at the H level, the data signal output circuit 30 outputs the first data signal Vd( 1 ) corresponding to the pixel of the i-th row and the fourth column, outputs the first data signal Vd( 2 ) corresponding to the pixel of the i-th row and the fifth column, and outputs the first data signal Vd( 3 ) corresponding to the pixel of the i-th row and the sixth column.
  • FIG. 6 a state is illustrated in which the control signal Sel(j) corresponding to the j-th group to which the pixel circuit 110 belongs is at the H level in the initialization period (A), and the voltage of the first data signal Vd( 1 ) is held by the capacitance element 41 .
  • FIG. 7 a state is illustrated in which the control signal Sel(j) corresponding to the j-th group is at the H level in the compensation period (B), and the voltage of the first data signal Vd( 1 ) is held by the capacitance element 41 .
  • the control signal /Gcmp(i) is at the H level in a state in which the scanning signal /Gwr(i) is at the L level.
  • the transistors 123 and 125 are OFF.
  • the transistor 73 is OFF, and since the control signal Gcp is at the H level (the control signal /Gcp is at the L level), the transmission gate 72 is ON. As a result, one end of the capacitance element 75 shifts from the voltage Vref to the voltage held by the capacitance element 41 . This voltage shift is transferred to the data line 14 b and the gate node g via the capacitance element 75 .
  • the voltage of the gate node g in the pixel circuit 110 shifts from the voltage (Vel ⁇ Vth) by an amount obtained by multiplying the voltage shift amount at the one end of the capacitance element 75 by a ratio of the capacitance Crf 1 with respect to a sum of the capacitances Crf 1 and Cdt, and the voltage of the gate node g after the shift is held by the capacitance element 132 .
  • the above-described ratio should also take into account the capacitance of the capacitance element 132 , but the capacitance of the capacitance element 132 can be ignored if it is sufficiently small in comparison to the capacitances Crf 1 and Cdt.
  • the light emission period (D) is reached.
  • the control signal /Gel(i) is inverted to the L level, and thus, the transistor 124 is ON.
  • a current corresponding to a voltage Vgs held by the capacitance element 132 flows through the OLED 130 , and the OLED 130 emits light at a luminance corresponding to the current.
  • FIG. 5 illustrates an example in which the light emission period (D) is continuous after the selection of the scanning line 12 in the i-th row
  • the period in which the control signal /Gel(i) is at the L level may be intermittent or may be adjusted in accordance with a luminance adjustment.
  • the level of the control signal /Gel(i) in the light emission period (D) may be increased to be higher than the L level in the compensation period (B).
  • a level between the H level and the L level may be used for the level of the control signal /Gel(i) in the light emission period (D).
  • the voltage Vgs between the gate and the source in the writing period (C) and the light emission period (D) is, as described above, the voltage that has been changed in accordance with the gray scale level of the pixel circuit 110 from the threshold voltage Vth in the compensation period (B). Since similar operations are also performed in the other pixel circuits 110 , in the first embodiment, the current that accords with the gray scale level flows through the OLED 130 in a state in which the threshold voltage of the transistors 121 in all the pixel circuits 110 in the m rows and (3q) columns has been compensated for. Therefore, in the first embodiment, variations in luminance are small, and as a result, high quality display is possible.
  • the electrical configuration of the display device 10 is as described above. Next, the importance of uniformity of the voltages Vini and Vref when viewed in the columns in the display device 10 will be described.
  • the data line 14 b , the one end of the capacitance element 132 , the gate node g of the transistor 121 , and the other end of the capacitance element 75 are initialized by the voltage Vini.
  • the data line 14 b , the one end of the capacitance element 132 , the gate node g of the transistor 121 , and the other end of the capacitance element 75 converge from the voltage Vini of the initialization period (A) to the voltage (Vel ⁇ Vth).
  • the voltage Vini is a voltage that is sufficient to turn on the transistor 121 in a starting phase of the compensation period (B).
  • a voltage state before convergence to the voltage (Vel ⁇ Vth) at the gate node g in each of the columns differs between the columns in the starting phase of the compensation period (B).
  • the gate node g converges to the voltage (Vel ⁇ Vth)
  • a state may occur in which the voltage does not converge to the voltage (Vel ⁇ Vth). In this state, the threshold value of the transistor 121 in each of the columns cannot be compensated for, which leads to a deterioration in display quality.
  • the voltage Vref is applied to the one end of the capacitance element 75 in the compensation period (B).
  • the one end of the capacitance element 75 shifts from the voltage Vref of the compensation period (B) to the voltage held in the capacitance element 41 .
  • the data line 14 b , the one end of the capacitance element 132 , and the gate node g shift from the voltage (Vel ⁇ Vth) of the compensation period (B) by an amount obtained by multiplying the voltage shift amount at the one end of the capacitance element 75 by the ratio of the capacitance.
  • the amount of the voltage shift at the one end of the capacitance element 75 varies between the columns.
  • the voltage Vref differs between the columns, even if the voltage of the first data signal held at the one end of the capacitance element 41 in each of the columns is the same, the voltage held at the one end of the capacitance element 132 via the data line 14 b differs between the columns, leading to the deterioration in the display quality.
  • FIG. 10 is a plan view illustrating positions of each of the elements and the power supply wiring in the display device 10 according to the first embodiment.
  • the display device 10 since the display device 10 is obtained by dicing a wafer-shaped semiconductor substrate, the display device 10 has a rectangular shape. For this reason, of the rectangular-shaped display device 10 , as illustrated in FIG. 10 , for convenience, the upper side is denoted by a reference sign U, the lower side is denoted by a reference sign D, the left side is denoted by a reference sign L, and the right side is denoted by a reference sign R.
  • the auxiliary circuit 70 is provided between the upper side U and the display region 100 . Further, the scanning line drive circuit 120 is provided between the left side L and the display region 100 , as indicated by dashed lines.
  • the plurality of terminals 180 , the interface 15 , the data signal output circuit 30 , the switch group 40 , and the initialization circuit 50 are provided between the lower side D and the display region 100 , in that order from the lower side D.
  • the plurality of terminals 180 are provided along the lower side D, more specifically, in the lateral direction in FIG. 10 .
  • the length of the switch group 40 in the lateral direction is substantially the same as the length of the display region 100 .
  • the transistors 56 in the initialization circuit 50 are provided corresponding to the data lines 14 b , in FIG. 10 , the length of the initialization circuit 50 in the lateral direction is substantially the same as the length of the display region 100 .
  • the data signal output circuit 30 is arranged to be closer to the left side in FIG. 10 , since the data signal output circuit 30 does not have correspondence with the data transfer lines 14 a .
  • the control circuit 20 is provided in this empty space. Note that the interface 15 is provided between the plurality of terminals 180 and the data signal output circuit 30 , and in the vicinity of the control circuit 20 .
  • the number of groups is q, and the number of phases in the parallel conversion is “3”.
  • the number of groups is “24”
  • the number of phases of the parallel conversion is “240”.
  • the data signal output circuit 30 includes the shift register 31 , the latching circuit 32 , the D/A converter circuit group 33 , and the amplifier group 34 .
  • the D/A converters in the D/A converter circuit group 33 and the amplifiers in the amplifier group 34 are provided corresponding to the parallel converted phase, so the number of D/A converters and the number of the amplifiers is also “240”.
  • the D/A converters and the amplifiers in the data signal output circuit 30 are respectively disposed along the lateral direction, and, in alignment with this arrangement, unit circuits of the shift register 31 and unit circuits of the latching circuit 32 are also provided along the lateral direction.
  • the unit circuit of the shift register 31 refers to a circuit that is coupled in tandem in order to sequentially transfer the image signal Vdat
  • the unit circuit of the latching circuit 32 refers to a circuit for storing one pixel of the image signal Vdat transferred by the shift register 31 .
  • a configuration is adopted in which the power to the data signal output circuit 30 extending in the lateral direction in FIG. 10 is supplied to one of the left or the right, a voltage drop occurs in the other side on the left or the right.
  • a configuration is adopted in which the power to the data signal output circuit 30 is supplied to both the left and right ends.
  • a configuration is adopted in which the power to the data signal output circuit 30 is supplied via a wiring line Lna extending linearly from a specific terminal 180 a and a wiring line Lnb extending linearly from another terminal 180 b.
  • the wiring line Lna branches into four lines, such as into four branched lines in the rightward direction, as illustrated by solid lines in FIG. 10 , and the four branched wiring lines extend in the rightward direction along each of regions of the shift register 31 , the latch circuit 32 , the D/A converter circuit group 33 , and the amplifier group 34 .
  • the wiring line Lnb branches into four lines in the leftward direction, and the four branched wiring lines extend in the leftward direction along each of the regions of the shift register 31 , the latch circuit 32 , the D/A converter circuit group 33 , and the amplifier group 34 , and are respectively coupled to the wiring lines branching from the wiring line Lna.
  • An array direction of the plurality of terminals 180 and the left to right direction of the data signal output circuit 30 are aligned. Specifically, the plurality of terminals 180 are arrayed along the lower side D, and the left to right direction, which is the longitudinal direction of the data signal output circuit 30 , is also aligned with the lower side D.
  • the length of the wiring line Lna extending linearly from the terminal 180 a to the left end of the data signal output circuit 30 and the length of the wiring line Lnb from the terminal 180 b to the right end of the data signal output circuit 30 are substantially the same.
  • the length of the wiring line refers to a distance of a section that excludes a coupling portion with the FPC substrate 194
  • the line width refers to a distance in the direction orthogonal to the extending direction.
  • the power to the control circuit 20 is also configured to be supplied from both the right and left ends. Specifically, a configuration is adopted in which the power to the control circuit 20 is supplied via a wiring line Lnc extending linearly from a terminal 180 c and a wiring line Lnd extending linearly from another terminal 180 d.
  • the resistance of the wiring line Lna and the resistance of the wiring line Lnd are substantially the same.
  • the power to the interface 15 is also configured to be supplied from both the right and left ends. Specifically, a configuration is adopted in which the power to the interface 15 is supplied via a wiring line Lne extending linearly from a terminal 180 e and a wiring line Lnf extending linearly from another terminal 180 f.
  • a built-in power supply is provided in each of the four corners of the display region 100 .
  • a built-in power supply PUL is provided at the upper left end of the display region 100
  • a built-in power supply PUR is provided at the upper right end
  • a built-in power supply PDL is provided at the lower right end
  • a built-in power supply PDR is provided at the lower right end.
  • the built-in power supply PUL supplies the voltage Vref to the left end of the auxiliary circuit 70 via the power supply line 171
  • the built-in power supply PUR supplies the voltage Vref to the right end of the auxiliary circuit 70 via the supply line 171 .
  • the voltage Vref is supplied to the auxiliary circuit 70 from both the left and right ends.
  • the built-in power supply PDL supplies the voltage Vini to the left end of the initialization circuit 50 via the power supply line 151
  • the built-in power source PDR supplies the voltage Vini to the right end of the initialization circuit 50 via the power supply line 151 .
  • the voltage Vini is supplied to the initialization circuit 50 from both the left and right ends.
  • the built-in power supply PDL generates the voltage Vini, as a power supply, using a voltage supplied via a wiring line Lng that extends linearly from a terminal 180 g , of the plurality of terminals 180 .
  • the built-in power source PDR generates the voltage Vini, as the power supply, using a voltage supplied via a wiring line Lnh that extends linearly from a terminal 180 h , of the plurality of terminals 180 .
  • the role of the built-in power supplies PDL and PDR is to supply the voltage Vini from both the right and left ends, in order to suppress a voltage drop on the other side, in comparison to a configuration in which the voltage Vini is supplied from one of the left or right ends.
  • the voltage Vini is equalized as a result of the voltage Vini being supplied from both the right and left ends, thus suppressing a deterioration in the display quality.
  • the voltage Vini is supplied primarily from one of the built-in power supplies PDL or PDR, and secondarily from the other of the built-in power supplies PDL or PDR, and the other secondary power supply may supply a voltage to compensate for a shortage caused by the voltage drop.
  • a voltage setting by the built-in power supply PDL may be different from that of the built-in power supply PDR.
  • the control circuit 20 determines which of the built-in power supply PDL or PDR is primarily used and which is secondary, and the control of the secondary power supply is set, for example, by rewriting a stored value of the register in the control circuit 20 , for example.
  • a capacitance element for stabilizing (smoothing) is provided in the primary built-in power supply.
  • the wiring to the built-in power supplies PUL and PUR is not particularly illustrated, but the voltage supplied via the terminals 180 is generated as a power supply to generate the voltage Vref. Note that the built-in power supplies PUL and PUR may generate the voltage Vref, as the power supply, using a voltage supplied via the wiring lines that are an extension of the wiring lines Lng and Lnh.
  • the role of the built-in power supplies PUL and PUR is to supply the voltage Vref from both the right and left ends, in order to suppress a voltage drop on the other side, in comparison to a configuration in which the voltage Vref is supplied from one of the left or right ends.
  • the voltage Vref is equalized as a result of the voltage Vref being supplied from both the right and left ends, thus suppressing a deterioration in the display quality.
  • the voltage Vref is supplied primarily from one of the built-in power supplies PUL or PUR, and secondarily from the other of the built-in power supplies PUL or PUR, and the other secondary power supply may supply a voltage to compensate for a shortage caused by a voltage drop.
  • the control circuit 20 determines which of the built-in power supply PUL or PUR is primarily used and which is secondary, and the control of the secondary power supply is set, for example, by rewriting a stored value of the register in the control circuit 20 , for example.
  • FIG. 14 is a diagram illustrating a first comparative example for describing an effect of the power supply wiring lines in the first embodiment.
  • the length of the wiring line Lnb to the right end of the data signal output circuit 30 from the terminal 180 b is longer than the wiring line Lna in order to avoid the interface 15 , and the resistance thereof also increases.
  • the length of the wiring line Lnc to the left end of the control circuit 20 from the terminal 180 c is longer than the wiring line Lnd in order to avoid the interface 15 , and the resistance thereof also increases.
  • the power supply voltage becomes non-uniform when viewed along the lateral direction in FIG. 14 .
  • the power supply voltage becomes non-uniform, in the analog system, a difference occurs in the output of the D/A converter and the output of the amplifier, in the digital system, a transfer error occurs in the shift register 31 , and a latch operation malfunction occurs in the latching circuit 32 .
  • control circuit 20 when the power supply voltage is non-uniform when comparing the left end and the right end, a lookup table (RAM), a register, or the like are affected, thus generating a malfunction.
  • RAM lookup table
  • the interface 15 has a higher power consumption compared to the control circuit 20 and the data signal output circuit 30 , and this may cause an operational malfunction when the interface 15 is provided in a position that interferes with other circuits or power supply wiring lines to those circuits.
  • the length of the wiring line Lna and the length of the wiring line Lnb are substantially the same, and the resistance of the wiring line Lna and the resistance of the wiring line Lnb are also substantially the same.
  • the power supply voltage is equalized to the left and right. Therefore, in the analog system, the difference between the output of the D/A converter and the output of the amplifier is reduced, and display unevenness is thus suppressed. Further, in the digital system, transfer errors and latch operation malfunctions are suppressed.
  • the length of the wiring line Lnc and the length of the wiring line Lnd are substantially the same, and the resistance of the wiring line Lnc and the resistance of the wiring line Lnd are also substantially the same. As a result, the power supply voltage is equalized to the left and right. Thus, malfunctions in the control circuit 20 are suppressed.
  • the interface 15 is provided between the data signal output circuit 30 and the plurality of terminals 180 , and is provided at a position that does not interfere with the wiring lines Lnb and Lnc, which are the power supply wiring lines of other circuits, and thus the occurrence of operational malfunctions is suppressed.
  • FIG. 11 is a plan view illustrating the position of each of the elements and the power supply wiring lines in the display device 10 according to the second embodiment.
  • FIG. 10 assumes a case in which the total number of the data lines 14 b is “5760” and the number of phases of the parallel conversion is “240”, in the second embodiment, a case is assumed in which the total number of the data lines 14 b is reduced to 1 ⁇ 3, namely, to “1920”, while maintaining the size of the display area 100 and keeping the number of groups at “24”. In this case, since the number of phases of the parallel conversion is “80”, in FIG. 11 , the lateral size of the data signal output circuit 30 is shortened compared to FIG. 10 .
  • the interface 15 is also downsized in comparison to FIG. 10 .
  • the interface 15 can be positioned between the control circuit 20 and the plurality of terminals 180 so as to fit within the lateral size of the control circuit 20 .
  • FIG. 15 is a diagram illustrating a second comparative example for describing the effect of the power supply wiring lines in the second embodiment.
  • the second comparative example is an example in which the built-in power supply PDR is disposed in this opening.
  • the voltage output from the built-in power supply PDR is supplied to the initialization circuit 50 via wiring along the left side and the top side of the control circuit 20 , as indicated by a bold line arrow in FIG. 15 , and the initialization circuit is more likely to be affected by the wiring lines.
  • the voltage Vini is only supplied to the right end of the initialization circuit 50 , and the left end will be affected by the voltage drop.
  • the voltage Vref is only supplied from the built-in power supply PDR to the right end, as indicated by a bold dashed line, and the left end is affected by the voltage drop.
  • the control circuit 20 and the data signal output circuit 30 are brought closer to the center to create empty spaces to the left of the data signal output circuit 30 and to the right of the control circuit 20 , the built-in power supply PDL is provided in the empty space to the left of the data signal output circuit 30 , and the built-in power supply PDR is provided in the empty space to the right of the control circuit 20 .
  • the voltage Vini is supplied to both the left and right ends of the power supply line 151 .
  • the built-in power supply PUL is provided on an extending line of the built-in power supply PDL as seen from the terminal 180 g , that is, at the upper left end of the display region 100
  • the built-in power supply PUR is provided on an extending line of the built-in power supply PDR as seen from the terminal 180 h , that is, at the upper right end of the display region 100 .
  • the voltage Vref is supplied to both the left and right ends of the power supply line 171 .
  • the voltage Vini is supplied to the initialization circuit 50 from both the right and left ends by the built-in power supplies PDL and PDR.
  • the voltage Vref is supplied to the initialization circuit 50 from both the right and left ends of the power supply line 151 by the built-in power supplies PUL and PUR, the deterioration in the display quality due to the voltage drop is suppressed.
  • the voltage held in the capacitance element 41 may be different and may thus affect the display.
  • control circuit 20 outputs a correction value for each of the selected groups, that is, outputs a correction value in accordance with the number “j” of the control signal Sel that is at the H level, among the control signals Sel( 1 ) to Sel(q), and the data signal output circuit 30 corrects the first data signals Vd( 1 ) to Vd( 3 ) in accordance with the correction value.
  • the power supply wiring lines actually include high level wiring lines and low level wiring lines.
  • the low level wiring lines may be a common wiring line using a grounding potential, for example.
  • serial/parallel conversion is used to convert the data signal into the three phases, the 80 phases or the 240 phases, but it is sufficient that the number of phases be two or more.
  • the display device 10 has a configuration in which the threshold value of the transistor 121 in the pixel circuit 110 is compensated, but the display device 10 may have a configuration that does not perform compensation, and specifically, a configuration may be used in which the transistor 123 is omitted.
  • the OLED 130 is illustrated as an example of the display element, but other display elements may be used.
  • a liquid crystal element may be used as the display element.
  • the liquid crystal elements may also be formed in a semiconductor substrate, such as a silicon substrate. In this case also, a configuration is adopted in which the serial/parallel converted data signal is applied to the liquid crystal element via the capacitance element.
  • the channels of the transistors 56 , 73 , and 121 to 125 are not limited to the embodiments. Further, these transistors 56 , 73 , and 121 to 125 may be replaced with transmission gates as appropriate. Conversely, the transmission gates 45 and 72 may be replaced by a single channel transistor.
  • the display device 10 is suitable for an application for a high definition display using a small pixel size.
  • a head-mounted display will be described as an example of the electronic apparatus.
  • FIG. 12 is a diagram illustrating an external appearance of a head-mounted display
  • FIG. 13 is a diagram illustrating an optical configuration of the head-mounted display.
  • a head-mounted display 300 includes, in terms of appearance, temples 310 , a bridge 320 , and lenses 301 L and 301 R, similarly to typical eye glasses. Further, as illustrated in FIG. 13 , the head-mounted display 300 is provided with a display device 10 L for a left eye and a display device 10 R for a right eye, in the vicinity of the bridge 320 and on the rear side (the lower side in the figure) of the lenses 301 L and 301 R.
  • An image display surface of the display device 10 L is disposed to be on the left side in FIG. 13 .
  • a display image by the display device 10 L is output via an optical lens 302 L in a 9 o'clock direction in FIG. 13 .
  • a half mirror 303 L reflects the display image by the display device 10 L in a 6 o'clock direction, while transmitting light that is incident from a 12 o'clock direction.
  • An image display surface of the display device 10 R is disposed on the right side opposite to the display device 10 L.
  • a display image by the display device 10 R is output via an optical lens 302 R in a 3 o'clock direction in FIG. 13 .
  • a half mirror 303 R reflects the display image by the display device 10 R in the 6 o'clock direction, while transmitting the light incident from the 12 o'clock direction.
  • a wearer of the head-mounted display 300 can observe the display images by the display devices 10 L and 10 R in a see-through manner in which the display images by the display devices 10 L and 10 R overlap with an outside scene.
  • the head-mounted display 300 of the images for both eyes that generate parallax, by displaying the image for the left eye on the display device 10 L, and displaying the image for the right eye on the display device 10 R, it is possible to cause the wearer to perceive the displayed images as an image having depth and a three dimensional effect.
  • the display device 10 can be applied to an electronic viewing finder in a video camera, a lens-exchangeable digital camera, or the like.
  • a display device includes a substrate, a first pixel circuit and a second pixel circuit provided on the substrate, first to fourth switches provided on the substrate, first to fourth capacitance elements provided on the substrate, and a first power supply and a second power supply provided on the substrate.
  • the first pixel circuit is provided corresponding to a first data line
  • the second pixel circuit is provided corresponding to a second data line
  • a first data transfer line is provided corresponding to the first data line
  • a second data transfer line is provided corresponding to the second data line.
  • the first capacitance element holds a voltage of a data signal transferred to the first data transfer line
  • the third capacitance element holds a voltage of a data signal transferred to the second data transfer line.
  • the first switch is provided between the first data transfer line and one end of the second capacitance element, the first data line being coupled to another end of the second capacitance element.
  • the third switch is provided between the second data transfer line and one end of the fourth capacitance element, the second data line being coupled to another end of the fourth capacitance element.
  • the second switch is provided between a power supply line of a reference voltage and the one end of the second capacitance element.
  • the fourth switch is provided between the power supply line and the one end of the fourth capacitance element. In a first period, the first switch and the third switch are OFF and the second switch and the fourth switch are ON. In a second period subsequent to the first period, the first switch and the third switch are ON and the second switch and the fourth switch are OFF.
  • the first power supply supplies the reference voltage to one end of the power supply line
  • the second power supply supplies the reference voltage to another end of the power supply line.
  • the reference voltage is supplied to both ends of the power supply line from the first power supply and the second power supply, and thus, compared to a configuration in which the reference voltage is supplied to the power supply line from one side only, a voltage drop on the other side is suppressed. As a result, a reduction in display quality caused by unevenness of the reference voltage is suppressed.
  • the built-in power supply PUL is an example of the first power supply
  • the built-in power supply PUR is an example of the second power supply
  • the voltage Vref is an example of the reference voltage
  • the power supply line 171 is an example of the power supply line.
  • the capacitance element 41 in which the first data signal Vd( 1 ) is as a result of the transmission gate being turned on is an example of the first capacitance element
  • the data transfer line 14 a to which the first data signal Vd( 1 ) is transferred is an example of the first data transfer line.
  • the transmission gate 72 , the transistor 73 , the capacitance element 75 , the data line 14 b , and the pixel circuit 110 provided in a transfer path of the first data signal Vd( 1 ) are examples, respectively, of the first switch, the second switch, the second capacitance element, the first data line, and the first pixel circuit.
  • the capacitance element 41 in which the first data signal Vd( 2 ) is held as a result of the transmission gate being turned on is an example of the third capacitance element
  • the data transfer line 14 a to which the first data signal Vd( 2 ) is transferred is an example of the second data transfer line.
  • the transmission gate 72 , the transistor 73 , the capacitance element 75 , the data line 14 b , and the pixel circuit 110 provided in a transfer path of the first data signal Vd( 2 ) are examples, respectively, of the third switch, the fourth switch, the fourth capacitance element, the second data line, and the second pixel circuit.
  • the initialization period (A) or the compensation period (B) is an example of the first period, and the writing period (D) is one example of the second period.
  • a display device includes a substrate, a first pixel circuit and a second pixel circuit provided on the substrate, first to fourth switches provided on the substrate, first to fourth capacitance elements provided on the substrate, and a first power supply and a second power supply provided on the substrate.
  • the first pixel circuit is provided corresponding to a first data line
  • the second pixel circuit is provided corresponding to a second data line
  • a first data transfer line is provided corresponding to the first data line
  • a second data transfer line is provided corresponding to the second data line.
  • the first capacitance element holds a voltage of a data signal transferred to the first data transfer line
  • the third capacitance element holds a voltage of a data signal transferred to the second data transfer line.
  • the first switch is provided between the first data transfer line and one end of the second capacitance element, the first data line being coupled to another end of the second capacitance element.
  • the third switch is provided between the second data transfer line and one end of the fourth capacitance element, the second data line being coupled to another end of the fourth capacitance element.
  • the second switch is provided between a power supply line of an initialization voltage and the first data line.
  • the fourth switch is provided between the power supply line and the second data line. In a first period, the first switch and the third switch are OFF and the second switch and the fourth switch are ON. In a second period subsequent to the first period, the first switch and the third switch are ON and the second switch and the fourth switch are OFF.
  • the first power supply supplies the initialization voltage to one end of the power supply line
  • the second power supply supplies the initialization voltage to another end of the power supply line.
  • the initialization voltage is supplied to both ends of the power supply line from the first power supply and the second power supply, and thus, compared to a configuration in which the initialization voltage is supplied to the power supply line from one side only, a voltage drop on the other side is suppressed. As a result, a reduction in display quality caused by unevenness of the initialization voltage is suppressed.
  • the built-in power source PDL is an example of the first power supply
  • the built-in power source PDR is an example of the second power supply
  • the voltage Vini is an example of the initialization voltage
  • the power supply line 151 is an example of the power supply line.
  • the capacitance element 41 in which the first data signal Vd( 1 ) is held as a result of the transmission gate being turned on is an example of the first capacitance element
  • the data transfer line 14 a to which the first data signal Vd( 1 ) is transferred is an example of the first data transfer line.
  • the transmission gate 72 , the capacitance element 75 , the data line 14 b , the pixel circuit 110 , and the transistor 56 provided in the transfer path of the first data signal Vd( 1 ) are examples, respectively, of the first switch, the second capacitance element, the first data line, the first pixel circuit, and the second switch.
  • the capacitance element 41 in which the first data signal Vd( 2 ) is held as a result of the transmission gate being turned on is an example of the third capacitance element
  • the data transfer line 14 a to which the first data signal Vd( 2 ) is transferred is an example of the second data transfer line.
  • the transmission gate 72 , the capacitance element 75 , the data line 14 b , the pixel circuit 110 , and the transistor 56 provided in the transfer path of the first data signal Vd( 2 ) are examples, respectively, of the third switch, the fourth capacitance element, the second data line, the second pixel circuit, and the fourth switch.
  • the initialization period (A) is an example of the first period
  • the writing period (D) is an example of the second period.
  • the first pixel circuit and the second pixel circuit are disposed between the second capacitance element and the fourth capacitance element, and a data signal output circuit that outputs the data signal.
  • the second capacitance element and the fourth capacitance element, and the data signal output circuit are provided with the display region interposed therebetween. Therefore, when the display region is used as a reference, elements need not necessarily be concentrated in a region in which the data signal output circuit is provided.
  • the electronic device includes According to this aspect, a reduction in display quality in the miniaturized display device is suppressed.
US17/131,834 2019-12-26 2020-12-23 Display device and electronic apparatus Active US11430392B2 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2019235878A JP7396038B2 (ja) 2019-12-26 2019-12-26 表示装置および電子機器
JP2019-235878 2019-12-26
JPJP2019-235878 2019-12-26

Publications (2)

Publication Number Publication Date
US20210201822A1 US20210201822A1 (en) 2021-07-01
US11430392B2 true US11430392B2 (en) 2022-08-30

Family

ID=76546806

Family Applications (1)

Application Number Title Priority Date Filing Date
US17/131,834 Active US11430392B2 (en) 2019-12-26 2020-12-23 Display device and electronic apparatus

Country Status (2)

Country Link
US (1) US11430392B2 (ja)
JP (1) JP7396038B2 (ja)

Citations (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2009122998A1 (ja) 2008-03-31 2009-10-08 富士電機ホールディングス株式会社 面発光表示装置
WO2012014477A1 (ja) 2010-07-29 2012-02-02 パナソニック株式会社 有機ｅｌ表示装置
US20130093653A1 (en) * 2011-10-18 2013-04-18 Seiko Epson Corporation Electro-optical device, driving method of electro-optical device and electronic apparatus
US20130093737A1 (en) * 2011-10-18 2013-04-18 Seiko Epson Corporation Electro-optical device, driving method of electro-optical device and electronic apparatus
US20130119412A1 (en) * 2011-11-15 2013-05-16 Seiko Epson Corporation Pixel circuit, electro-optical device, and electronic apparatus
WO2013094104A1 (ja) 2011-12-20 2013-06-27 パナソニック株式会社 表示装置およびその駆動方法
US20140160185A1 (en) * 2012-12-11 2014-06-12 Samsung Display Co., Ltd. Display device and method of driving pixel circuit thereof
US20150035735A1 (en) * 2013-07-31 2015-02-05 Lg Display Co., Ltd. Organic light emitting display
US20160086549A1 (en) * 2014-09-24 2016-03-24 Samsung Display Co., Ltd. Dual display and electronic device having the same
US20170236471A1 (en) * 2016-02-12 2017-08-17 Seiko Epson Corporation Electro-optical device and electronic apparatus
US20170244970A1 (en) 2016-02-19 2017-08-24 Seiko Epson Corporation Display device and electronic apparatus
US20180137820A1 (en) * 2016-11-15 2018-05-17 Seiko Epson Corporation Electrooptical device, electronic apparatus, and driving method of electrooptical device
US20180261161A1 (en) * 2017-03-10 2018-09-13 Seiko Epson Corporation Electro-optical device and electronic apparatus
US20180293944A1 (en) * 2017-04-10 2018-10-11 Samsung Display Co., Ltd. Display device and method of driving the same
US20190304372A1 (en) * 2018-03-27 2019-10-03 Samsung Display Co., Ltd. Organic light emitting display device
US20190392758A1 (en) * 2018-06-21 2019-12-26 Samsung Display Co., Ltd. Display device
US20200044009A1 (en) * 2018-08-06 2020-02-06 Samsung Display Co., Ltd. Organic light emitting display apparatus
US20200357327A1 (en) * 2019-05-07 2020-11-12 Samsung Display Co., Ltd. Display device and driving method thereof

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5023271B2 (ja) 2006-02-27 2012-09-12 株式会社ジャパンディスプレイイースト 有機ｅｌ表示装置
JP5845963B2 (ja) 2012-02-22 2016-01-20 セイコーエプソン株式会社 電気光学装置、電気光学装置の駆動方法および電子機器
CN109285451B (zh) 2017-07-21 2021-05-11 元太科技工业股份有限公司 像素数组基板

Patent Citations (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2009122998A1 (ja) 2008-03-31 2009-10-08 富士電機ホールディングス株式会社 面発光表示装置
US20110109611A1 (en) 2008-03-31 2011-05-12 Fuji Electric Holdings Co., Ltd. Surface-emitting display device
WO2012014477A1 (ja) 2010-07-29 2012-02-02 パナソニック株式会社 有機ｅｌ表示装置
US20130106676A1 (en) * 2010-07-29 2013-05-02 Panasonic Corporation Organic el display apparatus
US20130093653A1 (en) * 2011-10-18 2013-04-18 Seiko Epson Corporation Electro-optical device, driving method of electro-optical device and electronic apparatus
US20130093737A1 (en) * 2011-10-18 2013-04-18 Seiko Epson Corporation Electro-optical device, driving method of electro-optical device and electronic apparatus
US20130119412A1 (en) * 2011-11-15 2013-05-16 Seiko Epson Corporation Pixel circuit, electro-optical device, and electronic apparatus
WO2013094104A1 (ja) 2011-12-20 2013-06-27 パナソニック株式会社 表示装置およびその駆動方法
US20140062989A1 (en) 2011-12-20 2014-03-06 Panasonic Corporation Display device and method of driving the same
US20140160185A1 (en) * 2012-12-11 2014-06-12 Samsung Display Co., Ltd. Display device and method of driving pixel circuit thereof
US20150035735A1 (en) * 2013-07-31 2015-02-05 Lg Display Co., Ltd. Organic light emitting display
US20160086549A1 (en) * 2014-09-24 2016-03-24 Samsung Display Co., Ltd. Dual display and electronic device having the same
US20170236471A1 (en) * 2016-02-12 2017-08-17 Seiko Epson Corporation Electro-optical device and electronic apparatus
US20170244970A1 (en) 2016-02-19 2017-08-24 Seiko Epson Corporation Display device and electronic apparatus
JP2017146535A (ja) 2016-02-19 2017-08-24 セイコーエプソン株式会社 表示装置及び電子機器
US20180137820A1 (en) * 2016-11-15 2018-05-17 Seiko Epson Corporation Electrooptical device, electronic apparatus, and driving method of electrooptical device
US20180261161A1 (en) * 2017-03-10 2018-09-13 Seiko Epson Corporation Electro-optical device and electronic apparatus
US20180293944A1 (en) * 2017-04-10 2018-10-11 Samsung Display Co., Ltd. Display device and method of driving the same
US20190304372A1 (en) * 2018-03-27 2019-10-03 Samsung Display Co., Ltd. Organic light emitting display device
US20190392758A1 (en) * 2018-06-21 2019-12-26 Samsung Display Co., Ltd. Display device
US20200044009A1 (en) * 2018-08-06 2020-02-06 Samsung Display Co., Ltd. Organic light emitting display apparatus
US20200357327A1 (en) * 2019-05-07 2020-11-12 Samsung Display Co., Ltd. Display device and driving method thereof

Also Published As

Publication number Publication date
JP2021105640A (ja) 2021-07-26
US20210201822A1 (en) 2021-07-01
JP7396038B2 (ja) 2023-12-12

Similar Documents

Publication Publication Date Title
JP6141590B2 (ja) 電気光学装置および電子機器
JP6064313B2 (ja) 電気光学装置、電気光学装置の駆動方法および電子機器
US10546541B2 (en) Display device and electronic apparatus
TW201719614A (zh) 光電裝置及電子機器
JP2013164527A (ja) 電気光学装置、電気光学装置の駆動方法および電子機器
US10964260B2 (en) Electro-optical device, driving method for electro-optical device, and electronic apparatus
US11776487B2 (en) DA conversion circuit, electro-optical device and electronic apparatus
US11783775B2 (en) Electro-optical device, driving method for electro-optical device, and electronic apparatus
US11132950B2 (en) Electro-optical device and electronic apparatus
JP7388409B2 (ja) 表示装置および電子機器
US11430392B2 (en) Display device and electronic apparatus
JP5929087B2 (ja) 電気光学装置および電子機器
US20230186855A1 (en) Electro-optical device, electronic device and method of driving electro-optical device
US11929036B2 (en) Electro-optical device and electronic apparatus
US20210193053A1 (en) Display device and electronic apparatus
US11658676B2 (en) DA conversion circuit, electro-optical device and electronic apparatus
JP2021099428A (ja) 表示装置および電子機器
JP2015232738A (ja) 電気光学装置および電子機器
JP2021173776A (ja) 表示装置および電子機器
CN115249462A (zh) 电光装置和电子设备
JP2019008325A (ja) 電気光学装置および電子機器
JP2016212445A (ja) 電気光学装置
JP2015004907A (ja) 電気光学装置、電気光学装置の駆動方法および電子機器

Legal Events

Date Code Title Description
AS Assignment

Owner name: SEIKO EPSON CORPORATION, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TAMURA, TSUYOSHI;REEL/FRAME:054735/0332

Effective date: 20201014

FEPP Fee payment procedure

Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STPP Information on status: patent application and granting procedure in general

Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER

STPP Information on status: patent application and granting procedure in general

Free format text: FINAL REJECTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: RESPONSE AFTER FINAL ACTION FORWARDED TO EXAMINER

STPP Information on status: patent application and granting procedure in general

Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS

STPP Information on status: patent application and granting procedure in general

Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT VERIFIED

STCF Information on status: patent grant

Free format text: PATENTED CASE