US11302544B2 - Method for measuring and correcting misregistration between layers in a semiconductor device, and misregistration targets useful therein - Google Patents
Method for measuring and correcting misregistration between layers in a semiconductor device, and misregistration targets useful therein Download PDFInfo
- Publication number
- US11302544B2 US11302544B2 US16/467,968 US201916467968A US11302544B2 US 11302544 B2 US11302544 B2 US 11302544B2 US 201916467968 A US201916467968 A US 201916467968A US 11302544 B2 US11302544 B2 US 11302544B2
- Authority
- US
- United States
- Prior art keywords
- misregistration
- indication
- semiconductor device
- post
- measurement
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active, expires
Links
- 238000000034 method Methods 0.000 title claims abstract description 105
- 239000004065 semiconductor Substances 0.000 title claims abstract description 83
- 238000005259 measurement Methods 0.000 claims abstract description 84
- 235000012431 wafers Nutrition 0.000 claims abstract description 74
- 238000004519 manufacturing process Methods 0.000 claims abstract description 29
- 230000000737 periodic effect Effects 0.000 description 46
- 239000010410 layer Substances 0.000 description 44
- 238000001459 lithography Methods 0.000 description 32
- 239000011295 pitch Substances 0.000 description 25
- 230000011218 segmentation Effects 0.000 description 14
- 238000005530 etching Methods 0.000 description 9
- 239000000463 material Substances 0.000 description 9
- 238000005498 polishing Methods 0.000 description 7
- 230000010287 polarization Effects 0.000 description 6
- 238000002360 preparation method Methods 0.000 description 6
- 208000031481 Pathologic Constriction Diseases 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 239000002243 precursor Substances 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/70—Microphotolithographic exposure; Apparatus therefor
- G03F7/70483—Information management; Active and passive control; Testing; Wafer monitoring, e.g. pattern monitoring
- G03F7/70605—Workpiece metrology
- G03F7/70616—Monitoring the printed patterns
- G03F7/70633—Overlay, i.e. relative alignment between patterns printed by separate exposures in different layers, or in the same layer in multiple exposures or stitching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67242—Apparatus for monitoring, sorting or marking
- H01L21/67276—Production flow monitoring, e.g. for increasing throughput
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B19/00—Programme-control systems
- G05B19/02—Programme-control systems electric
- G05B19/418—Total factory control, i.e. centrally controlling a plurality of machines, e.g. direct or distributed numerical control [DNC], flexible manufacturing systems [FMS], integrated manufacturing systems [IMS] or computer integrated manufacturing [CIM]
- G05B19/41875—Total factory control, i.e. centrally controlling a plurality of machines, e.g. direct or distributed numerical control [DNC], flexible manufacturing systems [FMS], integrated manufacturing systems [IMS] or computer integrated manufacturing [CIM] characterised by quality surveillance of production
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/10—Measuring as part of the manufacturing process
- H01L22/12—Measuring as part of the manufacturing process for structural parameters, e.g. thickness, line width, refractive index, temperature, warp, bond strength, defects, optical inspection, electrical measurement of structural dimensions, metallurgic measurement of diffusions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/20—Sequence of activities consisting of a plurality of measurements, corrections, marking or sorting steps
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B2219/00—Program-control systems
- G05B2219/30—Nc systems
- G05B2219/32—Operator till task planning
- G05B2219/32368—Quality control
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/30—Structural arrangements specially adapted for testing or measuring during manufacture or treatment, or specially adapted for reliability measurements
Definitions
- the present invention relates to the field of metrology, and more particularly, to misregistration metrology procedures.
- the present invention seeks to provide an improved method for measurement of misregistration in the manufacture of semiconductor device wafers and amelioration thereof.
- a method for measurement of misregistration in the manufacture of semiconductor device wafers including measuring misregistration between layers of a semiconductor device wafer at a first instance and, providing a first misregistration indication, measuring misregistration between layers of a semiconductor device wafer at a second instance and providing a second misregistration indication, providing a misregistration measurement difference output in response to a difference between the first misregistration indication and the second misregistration indication, providing a baseline difference output and ameliorating the difference between the misregistration measurement difference output and the baseline difference output.
- the ameliorating includes at least one of changing misregistration metrology and changing at least one process step in the manufacture of semiconductor device wafers.
- the method for measurement of misregistration in the manufacture of semiconductor device wafers also includes comparing the difference between the misregistration measurement difference output and the baseline difference output with a threshold and the ameliorating occurs when the difference between the misregistration measurement difference output and the baseline difference output exceeds the threshold.
- the baseline difference output represents a calculated compilation of differences between the first misregistration indication and second misregistration indication.
- the first and second instances include different stages in a manufacturing process of a single batch of semiconductor device wafers intended to be identical from which the semiconductor device wafer is selected.
- the same semiconductor device wafer is measured at the first and second instances.
- different semiconductor device wafers which are selected from the single batch of semiconductor devices intended to be identical, are measured at the first and second instances.
- the first and second instances include different regions of a single target on the semiconductor device wafer.
- the misregistration measurement difference output includes an indication of metrology quality.
- the misregistration measurement difference output includes an indication of quality of at least one of the different stages.
- the method also includes using at least one of the first and second misregistration measurement indications to ameliorate misregistration measurement between layers of a semiconductor device at a third instance.
- the third instance includes a later stage in the manufacturing process of the semiconductor device.
- the method also includes using the misregistration measurement difference output to ameliorate parameters of the manufacturing process of the single batch of semiconductor devices intended to be identical from which the semiconductor device wafer is selected.
- a target for use in the measurement of misregistration in the manufacture of semiconductor device wafers and in the calibration of the measurements of misregistration the target including at least a first structure arranged on a first layer of a semiconductor device wafer and at least a second and a third different structures arranged on a second layer of the semiconductor device.
- the second and third different structures are formed simultaneously, using identical fabrication tools and methods.
- at least one of the first, second and third structures is defined by a plurality of sub-lines and sub-spaces between the sub-lines, the sub-lines being characterized by a pitch.
- the second structure is defined by a plurality of second structure sub-lines and a plurality of second structure sub-spaces having a second structure pitch
- the third structure is defined by a plurality of third structure sub-lines and a plurality of third structure sub-spaces having a third structure pitch and the second structure pitch and the third structure pitch are different from one another.
- the target is characterized by rotational symmetry. Additionally or alternatively, the first, second and third structures are periodic structures.
- the second and third structures overly the first periodic structure.
- first, second and third structures are bars.
- first, second and third structures are rectangular boxes.
- the target also includes at least a fourth structure and the first, second, third and fourth structures are characterized by rotational symmetry.
- FIG. 1 is a simplified flowchart illustrating a method of measuring misregistration between layers of a semiconductor device in accordance with a preferred embodiment of the present invention
- FIG. 2 is a simplified illustration of an embodiment of the method of FIG. 1 showing multiple instances of measurement of misregistration between two layers of a semiconductor device wafer at different stages in a semiconductor manufacturing process;
- FIG. 3 is a simplified illustration of an embodiment of the method of FIG. 1 showing multiple instances of measurement of misregistration between two layers of a semiconductor device wafer using different areas of a target;
- FIG. 4 is a simplified illustration of an embodiment of the method of FIG. 1 showing multiple instances of measurement of misregistration between two layers of a semiconductor device wafer using different areas of a second target;
- FIG. 5 is a simplified illustration of an embodiment of the method of FIG. 1 showing multiple instances, of measurement of misregistration between two layers of a semiconductor device wafer using different areas of a third target;
- FIGS. 6A, 6B and 6C are simplified illustrations of yet another embodiment of the method of FIG. 1 showing multiple instances of measurement of misregistration between two layers of a semiconductor device wafer using different areas of a fourth target;
- FIGS. 7A and 7B are simplified illustrations of yet another embodiment of the method of FIG. 1 showing multiple instances of measurement of misregistration between two layers of a semiconductor device wafer using different areas of a fifth target;
- FIG. 8 is a simplified flowchart illustrating amelioration of measured misregistration by modifying parameters of a manufacturing process of the semiconductor device wafer.
- FIGS. 9A and 9B are together a simplified flowchart illustrating amelioration of measured misregistration by modifying metrology parameters related to measurement of misregistration between layers of the semiconductor device wafer.
- FIG. 1 is a simplified flowchart illustrating a method of measuring misregistration between layers of a semiconductor device wafer in accordance with a preferred embodiment of the present invention
- FIGS. 2-7 are illustrations of various embodiments of the method. It is, appreciated that method illustrated in FIG. 1 is useful in the manufacture of semiconductor devices.
- misregistration is measured at a first instance between two layers of a semiconductor device wafer selected from a batch of semiconductor device wafers, which are intended to be identical (BSDWII) 102 .
- a first misregistration indication is provided.
- misregistration is measured at a second instance between two layers of a semiconductor device wafer and a second misregistration indication is provided.
- the semiconductor device wafer whose misregistration is measured in steps 100 and 110 may be identical.
- the semiconductor device, wafer measured in the second instance may be a different wafer selected from the same BSDWII 102 from which the semiconductor device wafer measured in the first instance was selected.
- first and second layers of semiconductor device wafer whose misregistration is measured in steps 100 and 110 may be identical.
- at least one of the first and second layers of semiconductor device wafer measured in the second instance may be different from the first and second layers of the semiconductor device wafer measured in the first instance.
- misregistration measurements in steps 100 and 110 may be measured either with identical measurement parameters or with different measurement parameters.
- the difference between the misregistration measured in the first instance and the misregistration measured in the second instance is stored, and at a following step 122 , a misregistration measurement difference output is generated by comparing the stored difference to a baseline difference output.
- the baseline difference output represents a calculated compilation of differences between the first and second misregistration indications, such as an average or a mean.
- such a calculated compilation of differences between first and second misregistration indications is obtained from first and second misregistration indications measured on previously processed semiconductor device wafers, which are selected from BSDWII 102 .
- the misregistration measurement difference output in the form of the difference between the difference between the misregistration measured in the first instance and the misregistration measured in the second instance stored at step 120 and the baseline difference output used at step 122 , is, compared with a predetermined threshold.
- step 132 if the misregistration measurement difference output of step 130 does not exceed the predetermined threshold, the method continues by checking if there are additional semiconductor device wafers to be processed, the method ends at a step 134 . If additional semiconductor device wafers are to be processed, the method continues to a next step 140 , whereat the regular fabrication and metrology proceeds for the next semiconductor wafer or wafers in BSDWII 102 . As indicated by an arrow 142 , the regular fabrication and metrology process includes repetitions of steps 100 , 110 , 120 . 122 and 130 .
- misregistration measurement difference output exceeds the predetermined threshold, amelioration of either or both the wafer fabrication and the metrology takes place.
- FIG. 2 illustrates five typical process stages in wafer fabrication indicated by reference numerals 202 , 204 , 206 , 208 and 210 . These stages are identified as follows: lithography 202 , mask opening 204 , etching 206 , polishing 208 and forming additional layer 210 . It is appreciated that not all of steps 202 , 204 , 206 , 208 and 210 need be performed. For example, typically only one of steps mask opening 204 and etching 206 are performed on a given semiconductor device wafer. It is further appreciated that other steps may also be performed before, between, or after steps 202 , 204 , 206 , 208 and 210 .
- FIG. 2 also illustrates in a simplified manner, the first and second layers 220 and 230 of a portion of a typical semiconductor wafer precursor at four intermediate stages, indicated respectively by arrows 242 , 244 , 246 and 248 , each of which is intermediate a pair of respective process stages 202 & 204 , 204 & 206 , 206 & 208 and 208 & 210 .
- first and second instances referenced in the above description of FIG. 1 may be any two of the intermediate stages 242 , 244 , 246 and 248 , respectively.
- first and second misregistration indications referenced in the above description of FIG. 1 may be any two of the misregistration indications: post-lithography misregistration indication 252 , post-mask open misregistration indication 254 , post-etch misregistration indication 256 and post-polish misregistration indication 258 , corresponding to the intermediate stages 242 , 244 , 246 and 248 , respectively.
- a plurality of compilations of differences between the misregistration indications 252 , 254 , 256 and 258 may be made in accordance with steps 120 and 130 described above with reference to FIG. 1 .
- These compilations of differences including the following: comparison between post-lithography and post-mask open misregistration, comparison between post-lithography and post-etch misregistration, comparison between post-mask open and post-etch misregistration, comparison between post-lithography and post-polish misregistration, comparison between post-mask open and post-polish misregistration and comparison between post-etch and post-polish misregistration, are indicated by respective reference numerals 260 , 262 , 264 , 266 , 268 and 270 . Each of these compilations may be compared with an appropriate threshold, as described hereinabove with reference to FIG. 1 .
- misregistration indications 252 , 254 , 256 and 258 may be used to optimize misregistration measurement between layers of a semiconductor device in a later stage in the manufacturing process of BSDWII 102 .
- FIG. 3 illustrates a target 300 preferably having three periodic structures 302 , 304 and 306 .
- periodic structure 302 is formed on a first layer 310 of a semiconductor device wafer and periodic structures 304 and 306 are both formed on a second layer 320 of the semiconductor device wafer, it is a particular feature of an embodiment of the present invention that periodic structures 304 and 306 are formed simultaneously, using identical fabrication tools and methods. It is appreciated that first and second layers 310 and 320 may be adjacent but need not be.
- target 300 preferably includes four sets 330 of periodic structures 302 , 304 and 306 .
- Each of sets 330 appears in target 300 in a different mutually orthogonal orientation, giving target 300 rotational symmetry. It is appreciated that other than their orientation, each of sets 330 of periodic structures 302 , 304 and 306 are preferably identical to each other.
- periodic structures 302 , 304 and 306 are each defined by a plurality of mutually parallel lines 340 , 342 and 344 , respectively, and mutually parallel spaces 346 , 348 and 350 between respective mutually parallel lines 340 , 342 and 346 .
- Mutually parallel lines and spaces 340 & 346 , 342 & 348 and 344 & 350 are arranged along axes 352 , 354 and 356 , respectively.
- lines 340 , 342 and 346 have respective pitches C, D and E, each in the range of ⁇ 3 ⁇ m and line widths which are 10%-90% of each respective pitch C, D or E, most typically 50% of C, D or E.
- Lines 340 , 342 and 346 are typically segmented, though they need not be. In an embodiment wherein lines 340 , 342 and 346 are segmented, as seen in enlargement B of FIG. 3 , each one of lines 340 , 342 and 346 is defined by a plurality of respective sub-lines 360 , 362 and 364 and respective sub-spaces 366 , 368 and 370 between sub-lines 360 , 362 and 364 .
- sub-lines 360 , 362 and 364 have respective segmentation pitches F, G and H, each in the range of 10-200 nm.
- Periodic strictures 302 , 304 and 306 may be distinguished from one another by any of their respective pitches C, D and E, their respective line widths and their segmentation pitches F, G and H, and most preferably by their segmentation pitches F, G and H.
- first and second instances referenced in the above discussion of FIG. 1 may be misregistration measurements taken using periodic structures 302 & 304 or periodic structures 302 & 306 .
- first and second misregistration indications referenced in the above discussion of FIG. 1 may be the misregistration indications obtained from each of the misregistration measurements taken using periodic structures 302 & 304 or periodic structures 302 & 306 .
- any difference in misregistration indications between periodic structures 302 & 304 and 302 & 306 over a predetermined threshold indicates a need for amelioration in the misregistration metrology process.
- FIG. 4 illustrates a target 400 preferably having three structures 402 , 404 and 406 .
- structure 402 is formed on a first layer 410 of a semiconductor device wafer and structures 404 and 406 are both formed on a second layer 420 of the semiconductor device wafer.
- structures 404 and 406 are formed simultaneously, using identical fabrication tools and methods. It is appreciated that first and second layers 410 and 420 may be adjacent but need not be.
- target 400 preferably includes four sets 430 of structures 402 , 404 and 406 .
- Each of sets 430 appears in target 400 in a different mutually orthogonal orientation, giving target 400 rotational symmetry. It is appreciated that other than their orientation, each of sets 430 of structures 402 , 404 and 406 are preferably identical to each other.
- structures 402 , 404 , and 406 are bars.
- structures 402 , 404 and 406 have respective widths I, J and K, each in the range of 0.5-1.5 ⁇ m. Structures 402 , 404 and 406 are typically segmented, though they need not be. In an embodiment wherein structures 402 , 404 and 406 are segmented, as seen in enlargement B of FIG. 4 , each one of structures 402 , 404 and 406 is defined by a plurality of respective sub-lines 460 , 462 and 464 and respective sub-spaces 466 , 468 and 470 between sub-lines 460 , 462 and 464 . Preferably, sub lines 460 , 462 and 464 have respective segmentation pitches L, M and N, each in the range of 10-200 nm.
- Structures 402 , 404 and 406 may be distinguished from one another by any of their respective widths I, J and K and their segmentation pitches L, M and N, and most preferably by their segmentation pitches L, M and N.
- first and second instances referenced in the above discussion of FIG. 1 may be misregistration measurements taken using structures 402 & 404 or structures 402 & 406 .
- first and second misregistration indications referenced in the above discussion of FIG. 1 may be the misregistration indications obtained from each of the misregistration measurements taken using structures 402 & 404 or structures 402 & 406 .
- any difference in misregistration indications between structures 402 & 404 and 402 & 406 over a predetermined threshold indicates a need for amelioration in the misregistration metrology process.
- FIG. 5 illustrates a target 500 preferably having three structures 502 , 504 and 506 .
- structure 502 is formed on, a first layer 510 of a semiconductor device wafer and structures 504 and 506 are both formed on a second layer 520 of the semiconductor device wafer.
- structures 504 and 506 are formed simultaneously, using identical fabrication tools and methods. It is appreciated that first and second layers 510 and 520 may be adjacent but need not be.
- each of structures 502 , 504 and 506 is characterized by rotational symmetry, giving target 500 rotational symmetry.
- structures 502 , 504 , and 506 are boxes, preferably rectangular or square boxes.
- structures 502 , 504 and 506 have respective widths O, P and Q, each in the range of 0.5-1.5 ⁇ m. Structures 502 , 504 and 506 are typically segmented, though they need not be. In an embodiment wherein structures 502 , 504 and 506 are segmented, as seen in enlargement B of FIG. 5 , each one of structures 502 , 504 and 506 is defined by a plurality of respective sub-lines 560 , 562 and 564 and respective sub-spaces 566 , 568 and 570 between sub-lines 560 , 562 and 564 . Preferably, sub lines 560 , 562 and 564 have respective segmentation pitches R, S and T, each in the range of 10-200 nm.
- Structures 502 , 504 and 506 may be distinguished from one another by any of their respective widths O, P and Q and their segmentation pitches R, S and T, and most preferably by their segmentation pitches R, S and T.
- first and second instances referenced in the above discussion of FIG. 1 may be misregistration measurements taken using structures 502 & 504 or structures 502 & 506 .
- first and second misregistration indications referenced in the above discussion of FIG. 1 may be the misregistration indications obtained from each of the misregistration measurements taken using structures 502 & 504 or structures 502 & 506 .
- any difference in misregistration indications between structures 502 & 504 and 502 & 506 over a predetermined threshold indicates a need for amelioration in the misregistration metrology process.
- FIGS. 6A-6C illustrate a target 600 preferably having three periodic structures 602 , 604 and 606 .
- periodic structure 602 is formed on a first layer 610 of a semiconductor device wafer and periodic structures 604 and 606 are both formed on a second layer 620 of the semiconductor device wafer.
- periodic structures 604 and 606 are formed simultaneously, using identical fabrication tools and methods. It is appreciated that first and second layers 610 and 620 may be adjacent but need not be.
- FIG. 6B illustrates a preferred embodiment of periodic structure 602 forming part of target 600 of FIG. 6A .
- FIG. 6C illustrates a preferred embodiment of periodic structures 604 and 606 forming part of target 600 of FIG. 6A .
- target 600 preferably includes four sets 622 of periodic structures 602 and four sets 624 of periodic structures 602 .
- target 600 preferably includes four sets 626 of periodic structures 604 and four sets 628 of periodic structures 606 .
- sets 626 of periodic structures 604 overlie sets 622 of periodic structures 602
- sets 628 of periodic structures 606 overlie sets 624 of periodic structures 602 .
- respective periodic structures 602 , 604 or 606 are formed parallel to an axis 630 and in the other two of sets 622 , 624 , 626 and 628 , respective periodic structures 602 , 604 or 606 are formed parallel to an axis 632 , which is perpendicular to axis 630 .
- Each pair of periodic structures 602 & 604 and 602 & 606 that are parallel to the same axis are distinguished from one another by having a different offset between respective periodic structures 602 & 604 and 602 & 606 , each in the range of 10-40 nm. It is appreciated that other than their orientation and offset, each of sets 622 , 624 , 626 and 628 of periodic structures 602 , 604 and 606 are preferably identical to each other.
- periodic structure 602 is defined by a plurality of mutually parallel lines 640 and mutually parallel spaces 646 between mutually parallel lines 640 .
- Mutually parallel lines and spaces 640 & 646 are arranged along axes parallel to axes 630 or 632 .
- periodic structures 604 and 606 are each defined by a plurality of mutually parallel lines 642 and 644 , respectively, and mutually parallel spaces 648 and 650 between respective mutually parallel lines 642 and 644 .
- Mutually parallel lines and spaces 642 & 648 and 644 & 650 are arranged along axes parallel to axes 630 or 632 .
- lines 640 , 642 and 646 , in periodic structures 602 , 604 and 606 have respective pitches U, V and W, each in the range of 300 nm-1 ⁇ m and line widths which are 10%-90% of each respective pitch U, V and ⁇ V, most typically 50% of U, V and W.
- Lines 640 , 642 and 646 in periodic structures 602 , 604 and 606 , are typically segmented, though they need not be.
- each one of lines 640 , 642 and 646 is defined by a plurality of respective sub-lines 660 , 662 and 664 and respective sub-spaces 666 , 668 and 670 between sub-lines 660 , 662 and 664 .
- sub-lines 660 , 662 and 664 have respective segmentation pitches ⁇ , ⁇ and ⁇ , each in the range of 10-200 nm.
- Periodic structures 602 , 604 and 606 may be distinguished from one another by any of their respective pitches U, V and W, their respective line widths and their segmentation pitches ⁇ , ⁇ and ⁇ , and most preferably their segmentation pitches ⁇ , ⁇ and ⁇ .
- first and second instances referenced in the above discussion of FIG. 1 may be misregistration measurements taken using periodic structures 602 & 604 or periodic structures 602 & 606 .
- first and second misregistration indications referenced in the above discussion of FIG. 1 may be the misregistration indications obtained from each of the misregistration measurements taken using periodic structures 602 & 604 or periodic structures 602 & 606 .
- any difference in misregistration indications between periodic structures 602 & 604 and 602 & 606 over a predetermined threshold indicates a need for amelioration in the misregistration metrology process.
- FIGS. 7A & 7B illustrate a target 700 preferably having four structures 701 , 702 , 704 and 706 .
- structures 701 and 702 are both formed on a first layer 710 of a semiconductor device wafer and structures 704 and 706 are both formed on a second layer 720 of the semiconductor device wafer.
- pairs of structures 701 & 702 and 704 & 706 are each formed simultaneously, using identical fabrication tools and methods.
- first and second layers 710 and 720 may be adjacent but need not be.
- each of structures 701 , 702 , 704 and 706 is characterized by rotational symmetry, giving target 700 rotational symmetry.
- structures 701 , 702 , 704 and 706 may be any structures characterized by rotational symmetry. It is further appreciated that while target 700 is shown in FIGS. 7A and 7B as having four structures, target 700 may have any even number of structures ranging from 4-20 structures, as long as each pair of structures follows the pattern of 701 & 704 and 702 & 706 .
- Structures 701 , 702 , 704 and 706 are typically segmented, though they need not be. In an embodiment wherein structures 701 , 702 , 704 and 706 are segmented, as seen in enlargement FIG. 7B , each one of structures 701 , 702 , 704 and 706 is defined by a plurality of respective sub-lines 760 , 761 , 762 and 764 and respective sub-spaces 766 , 767 , 768 and 770 between sub-lines 760 , 761 , 762 and 764 . Preferably, sub-lines 760 , 761 , 762 and 764 have respective segmentation pitches ⁇ , ⁇ , ⁇ and ⁇ , each in the range of 10-200 nm. Structures 701 , 702 , 704 and 706 are preferably distinguished from one another by any of their respective segmentation pitches ⁇ , ⁇ , ⁇ and ⁇ .
- first and second instances referenced in the above discussion of FIG. 1 may be misregistration measurements taken using structures 701 & 704 or structures 702 & 706 .
- first and second misregistration indications referenced in the above discussion of FIG. 1 may be the misregistration indications obtained from each of the misregistration measurements taken using structures 701 & 704 or structures 702 & 706 .
- any difference in misregistration indications between structures 701 & 704 and 702 & 706 over a predetermined threshold indicates a need for amelioration in the misregistration metrology process.
- FIG. 8 is a simplified flowchart illustrating an amelioration method 800 of measured misregistration by modifying parameters of a manufacturing process of the semiconductor device wafer, useful in conjunction with the method described hereinabove with reference to FIGS. 1-2 .
- method 800 is performed as part of step 150 , of the method described in FIG. 1 , to determine which stage of the process described in FIG. 2 requires amelioration.
- method 800 ascertains if the first and second misregistration indications are post-lithography misregistration indication 252 and post-mask open misregistration indication 254 .
- first and second misregistration indications are post-lithography misregistration indication 252 and post-mask open misregistration indication 254
- method 800 proceeds to next step 806 whereat mask opening stage 204 is modified in preparation of processing of further semiconductor device wafers.
- etching depth of the mask opening stage may be modified or material properties such as index of refraction or dielectric constant of the layers measured may be modified.
- method 800 proceeds to a next step 808 at which method 800 ascertains if the first and second misregistration indications are post-lithography misregistration indication 252 and post-etch misregistration indication 256 .
- first and second misregistration indications are post-lithography misregistration indication 252 and post-etch misregistration indication 256
- method 800 proceeds to next step 810 whereat etching stage 206 is modified in preparation of processing of further semiconductor device wafers.
- etching time may be modified or material properties such as index of refraction or dielectric constant of the layers measured may be modified.
- method 800 proceeds to a next step 812 at which method 800 ascertains if the first and second misregistration indications are post-mask open misregistration indication 254 and post-etch misregistration indication 256 .
- step 814 etching stage 206 is modified in preparation of processing of further semiconductor device wafers.
- etching time may be modified or material properties such as index of refraction or dielectric constant of the layers measured may be modified.
- method 800 proceeds to a next step 816 at which method 800 ascertains if the first and second misregistration indications are post-lithography misregistration indication 252 and post-polish misregistration indication 258 .
- method 800 proceeds to next step 818 whereat at least one of etching stage 206 and polishing stage 208 is modified in preparation of processing of further semiconductor device wafers.
- any of etching time, polish time, polish angle and materials used in the polishing stage may be adjusted or material properties such as index of refraction or dielectric constant of the layers measured may be modified.
- method 800 proceeds to a next step 820 at which method 800 ascertains if the first and second misregistration indications are post-mask open misregistration indication 254 and post-polish misregistration indication 258 .
- method 800 proceeds to next step 822 whereat polishing stage 208 is modified in preparation of processing of further semiconductor device wafers. For example, any of polish time, polish angle and materials used in the polishing stage may be adjusted or material properties such as index of refraction or dielectric constant of the layers measured may be modified.
- method 800 proceeds to a next step 824 at which method 800 ascertains if the first and second misregistration indications are post-etch misregistration indication 256 and post-polish misregistration indication 258 .
- method 800 proceeds to a next step 826 whereat polishing stage 208 is modified in preparation of processing of further semiconductor device wafers. For example, any of polish time, polish angle and materials used in the polishing stage may be adjusted or material properties such as index of refraction or dielectric constant of the layers measured may be modified.
- FIGS. 9A & 9B are a simplified flowchart illustrating an amelioration method 900 of measured misregistration by modifying metrology parameters related to measurement of misregistration between layers of the semiconductor device wafer, useful in conjunction with the method described hereinabove with reference to FIGS. 1-7 .
- method 900 is performed as part of step 150 , of the method described in FIG. 1 , to determine which metrology parameters require amelioration, as an alternative to method 800 .
- method 900 is performed if other metrics, such as an acceptable Q-merit value or a high tool-induced-shift, indicate that there may be a problem with misregistration metrology measurements.
- method 900 ascertains if non-zero offset (NZO) calibration should be performed. If NZO calibration should be performed, for example, in embodiments described hereinabove with reference to FIGS. 3-7 , method 900 continues to a next step 904 at which NZO calibration is performed.
- NZO non-zero offset
- method 900 proceeds to a next step 908 , wherein method 900 ascertains if the first and second misregistration indications are post-lithography misregistration indication 252 and post-mask open misregistration indication 254 .
- first and second misregistration indications are post-lithography misregistration indication 252 and post-mask open misregistration indication 254 .
- method 900 proceeds to next step 910 whereat at least one of post-lithography and post-mask open misregistration measurement parameters are modified.
- region of interest at which misregistration is measured wavelength of light utilized in misregistration measurement, polarization of light utilized in misregistration measurement, numerical aperture, diffraction mask and diffraction aperture may be adjusted to reduce the difference between post-lithography misregistration indication 252 and post-mask open misregistration indication 254 .
- outlying measurement results may be identified and removed from misregistration measured at at least one of post-lithography and post-mask open misregistration measurements.
- method 900 proceeds to a next step 912 at which method 900 ascertains if the first and second misregistration indications are post-lithography misregistration indication 252 and post-etch misregistration indication 256 .
- first and second misregistration indications are post-lithography misregistration indication 252 and post-etch misregistration indication 256 , method 900 proceeds to next step 914 whereat at least one of post-lithography and post-etch misregistration measurement parameters are modified.
- region of interest at which misregistration is measured wavelength of light utilized in misregistration measurement, polarization of light utilized iii misregistration measurement, numerical aperture, diffraction mask and diffraction aperture may be adjusted to reduce the difference between post-lithography misregistration indication 252 and post-etch misregistration indication 256 .
- outlying measurement results may be identified and removed from misregistration measured at at least one of post-lithography and post-etch misregistration measurements.
- method 900 proceeds to a next step 916 at which method 900 ascertains if the first and second misregistration indications are post-mask open misregistration indication 254 and post-etch misregistration indication 256 .
- first and second misregistration indications are post-mask open misregistration indication 254 and post-etch misregistration indication 256 , method 900 proceeds to next step 918 whereat at least one of post-mask open and post-etch misregistration measurement parameters are modified.
- region of interest at which misregistration is measured wavelength of light utilized in misregistration measurement, polarization of light utilized iii misregistration measurement, numerical aperture, diffraction mask and diffraction aperture may be adjusted to reduce the difference between post-mask open misregistration indication 254 and post-etch misregistration indication 256 .
- outlying measurement results may be identified and removed from misregistration measured at at least one of post-mask open and post-etch misregistration measurements.
- method 900 proceeds to a next step 920 at which method 900 ascertains if the first and second misregistration indications are post-lithography misregistration indication 252 and post-polish misregistration indication 258 .
- first and second misregistration indications are post-lithography misregistration indication 252 and post-polish misregistration indication 258 , method 900 proceeds to next step 922 whereat at least one of post-lithography and post-polish misregistration measurement parameters are modified.
- region of interest at which misregistration is measured wavelength of light utilized in misregistration measurement, polarization of light utilized in misregistration measurement, numerical aperture, diffraction mask and diffraction aperture may be adjusted to reduce the difference between post-lithography misregistration indication 252 and post-polish misregistration indication 258 .
- outlying measurement results may be identified and removed from misregistration measured at at least one of post-lithography and post-polish misregistration measurements.
- method 900 proceeds to a next step 924 at which method 900 ascertains if the first and second misregistration indications are post-mask open misregistration indication 254 and post-polish misregistration indication 258 .
- first and second misregistration indications are post-mask open misregistration indication 254 and post-polish misregistration indication 258 .
- method 900 proceeds to next step 926 whereat at least one of post-mask open and post-polish misregistration measurement parameters are modified.
- region of interest at which misregistration is measured wavelength of light utilized in misregistration measurement, polarization of light utilized in misregistration measurement, numerical aperture, diffraction mask and diffraction aperture may be adjusted to reduce the difference between post-mask open misregistration indication 254 and post-polish misregistration indication 258 .
- outlying measurement results may be identified and removed from misregistration measured at at least one of post-mask open and post-polish misregistration measurements.
- method 900 proceeds to a next step 928 at which method 900 ascertains if the first and second misregistration indications are post-etch misregistration indication 256 and post-polish misregistration indication 258 .
- method 900 proceeds to a next step 930 whereat at least one of post-etch and post-polish misregistration measurement parameters are modified.
- region of interest at which misregistration is measured wavelength of light utilized in misregistration measurement, polarization of light utilized in misregistration measurement, numerical aperture, diffraction mask and diffraction aperture may be adjusted to reduce the difference between post-etch misregistration indication 256 and post-polish misregistration indication 258 .
- outlying measurement results may be identified and removed from misregistration measured at at least one of post-etch and post-polish misregistration measurements.
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Automation & Control Theory (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Engineering & Computer Science (AREA)
- Quality & Reliability (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
- Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/467,968 US11302544B2 (en) | 2019-03-28 | 2019-05-06 | Method for measuring and correcting misregistration between layers in a semiconductor device, and misregistration targets useful therein |
US17/688,856 US20220199437A1 (en) | 2019-03-28 | 2022-03-07 | Method for measuring and correcting misregistration between layers in a semiconductor device, and misregistration targets useful therein |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201962825262P | 2019-03-28 | 2019-03-28 | |
PCT/US2019/030776 WO2020197571A1 (en) | 2019-03-28 | 2019-05-06 | Method for measuring and correcting misregistration between layers in a semiconductor device, and misregistration targets useful therein |
US16/467,968 US11302544B2 (en) | 2019-03-28 | 2019-05-06 | Method for measuring and correcting misregistration between layers in a semiconductor device, and misregistration targets useful therein |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2019/030776 A-371-Of-International WO2020197571A1 (en) | 2019-03-28 | 2019-05-06 | Method for measuring and correcting misregistration between layers in a semiconductor device, and misregistration targets useful therein |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/688,856 Continuation US20220199437A1 (en) | 2019-03-28 | 2022-03-07 | Method for measuring and correcting misregistration between layers in a semiconductor device, and misregistration targets useful therein |
Publications (2)
Publication Number | Publication Date |
---|---|
US20200312687A1 US20200312687A1 (en) | 2020-10-01 |
US11302544B2 true US11302544B2 (en) | 2022-04-12 |
Family
ID=72609096
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/467,968 Active 2040-02-06 US11302544B2 (en) | 2019-03-28 | 2019-05-06 | Method for measuring and correcting misregistration between layers in a semiconductor device, and misregistration targets useful therein |
US17/688,856 Pending US20220199437A1 (en) | 2019-03-28 | 2022-03-07 | Method for measuring and correcting misregistration between layers in a semiconductor device, and misregistration targets useful therein |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/688,856 Pending US20220199437A1 (en) | 2019-03-28 | 2022-03-07 | Method for measuring and correcting misregistration between layers in a semiconductor device, and misregistration targets useful therein |
Country Status (6)
Country | Link |
---|---|
US (2) | US11302544B2 (zh) |
EP (1) | EP3948937A4 (zh) |
JP (2) | JP7345572B2 (zh) |
CN (1) | CN113924638A (zh) |
TW (1) | TWI836001B (zh) |
WO (1) | WO2020197571A1 (zh) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11454894B2 (en) | 2020-09-14 | 2022-09-27 | Kla Corporation | Systems and methods for scatterometric single-wavelength measurement of misregistration and amelioration thereof |
US20220344218A1 (en) * | 2021-04-22 | 2022-10-27 | Kla Corporation | Systems and methods for improved metrology for semiconductor device wafers |
US20220392809A1 (en) * | 2021-06-03 | 2022-12-08 | Kla Corporation | Adaptive modeling misregistration measurement system and method |
CN115881563A (zh) * | 2021-09-28 | 2023-03-31 | 上海华力集成电路制造有限公司 | 一种提高自对准多重成像技术套刻量测准确性的方法 |
Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5699282A (en) * | 1994-04-28 | 1997-12-16 | The United States Of America As Represented By The Secretary Of Commerce | Methods and test structures for measuring overlay in multilayer devices |
US20030002043A1 (en) * | 2001-04-10 | 2003-01-02 | Kla-Tencor Corporation | Periodic patterns and technique to control misalignment |
US6774998B1 (en) * | 2001-12-27 | 2004-08-10 | Advanced Micro Devices, Inc. | Method and apparatus for identifying misregistration in a complimentary phase shift mask process |
US20060039595A1 (en) * | 2000-08-30 | 2006-02-23 | Kla-Tencor Technologies Corporation | Overlay marks, methods of overlay mark design and methods of overlay measurements |
JP3927353B2 (ja) | 2000-06-15 | 2007-06-06 | 株式会社日立製作所 | 比較検査における画像の位置合せ方法、比較検査方法及び比較検査装置 |
US20170133274A1 (en) * | 2015-11-10 | 2017-05-11 | United Microelectronics Corp. | Semiconductor device and method for fabricating the same |
US20170256501A1 (en) | 2016-03-07 | 2017-09-07 | Micron Technology, Inc. | Methods of forming semiconductor devices including determining misregistration between semiconductor levels and related apparatuses |
US20180253017A1 (en) | 2017-01-25 | 2018-09-06 | Kla-Tencor Corporation | Overlay Control with Non-Zero Offset Prediction |
US20180275530A1 (en) | 2010-08-03 | 2018-09-27 | Kla-Tencor Corporation | Multi-Layer Overlay Metrology Target and Complimentary Overlay Metrology Measurement Systems |
US20190287837A1 (en) * | 2016-09-30 | 2019-09-19 | Nikon Corporation | Measurement system, substrate processing system, and device manufacturing method |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3448826B2 (ja) * | 2002-12-12 | 2003-09-22 | 株式会社ニコン | 位置合わせ方法、露光方法、及びデバイス製造方法 |
JP2004363313A (ja) | 2003-06-04 | 2004-12-24 | Nikon Corp | 位置ずれ計測方法および装置、並びに位置ずれ計測用レチクル |
JP4247104B2 (ja) * | 2003-12-18 | 2009-04-02 | 株式会社東芝 | パターン検証方法、パターン検証システム |
JP4734261B2 (ja) | 2004-02-18 | 2011-07-27 | ケーエルエー−テンカー コーポレイション | 連続変化するオフセットマークと、オーバレイ決定方法 |
JP2009014830A (ja) * | 2007-07-02 | 2009-01-22 | Dainippon Screen Mfg Co Ltd | パターンデータ生成装置、露光システム、パターンデータ生成方法、およびプログラム |
WO2016020925A1 (en) * | 2014-08-07 | 2016-02-11 | Nova Measuring Instruments Ltd. | Metrology test structure design and measurement scheme for measuring in patterned structures |
WO2016030255A2 (en) | 2014-08-29 | 2016-03-03 | Asml Netherlands B.V. | Metrology method, target and substrate |
US10062543B2 (en) * | 2015-06-23 | 2018-08-28 | Kla-Tencor Corp. | Determining multi-patterning step overlay error |
JP6568298B2 (ja) * | 2015-07-13 | 2019-08-28 | エーエスエムエル ネザーランズ ビー.ブイ. | リソグラフィ装置およびデバイス製造方法 |
TWI579396B (zh) * | 2016-03-18 | 2017-04-21 | 萬國半導體股份有限公司 | 監控外延層幾何形狀發生漂移的方法 |
US9786569B1 (en) * | 2016-10-26 | 2017-10-10 | Taiwan Semiconductor Manufacturing Co., Ltd. | Overlay measurement and compensation in semiconductor fabrication |
US10635004B2 (en) | 2016-11-10 | 2020-04-28 | Asml Netherlands B.V. | Correction using stack difference |
CN114137803A (zh) * | 2016-12-02 | 2022-03-04 | Asml荷兰有限公司 | 改变蚀刻参数的方法 |
EP3330797A1 (en) * | 2016-12-02 | 2018-06-06 | ASML Netherlands B.V. | A method to change an etch parameter |
US10276458B2 (en) * | 2016-12-15 | 2019-04-30 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method for testing bridging in adjacent semiconductor devices and test structure |
-
2019
- 2019-05-06 CN CN201980096802.8A patent/CN113924638A/zh active Pending
- 2019-05-06 US US16/467,968 patent/US11302544B2/en active Active
- 2019-05-06 EP EP19921663.1A patent/EP3948937A4/en active Pending
- 2019-05-06 JP JP2021576144A patent/JP7345572B2/ja active Active
- 2019-05-06 WO PCT/US2019/030776 patent/WO2020197571A1/en unknown
-
2020
- 2020-02-07 TW TW109103938A patent/TWI836001B/zh active
-
2022
- 2022-03-07 US US17/688,856 patent/US20220199437A1/en active Pending
-
2023
- 2023-07-24 JP JP2023119592A patent/JP7502530B2/ja active Active
Patent Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5699282A (en) * | 1994-04-28 | 1997-12-16 | The United States Of America As Represented By The Secretary Of Commerce | Methods and test structures for measuring overlay in multilayer devices |
JP3927353B2 (ja) | 2000-06-15 | 2007-06-06 | 株式会社日立製作所 | 比較検査における画像の位置合せ方法、比較検査方法及び比較検査装置 |
US20060039595A1 (en) * | 2000-08-30 | 2006-02-23 | Kla-Tencor Technologies Corporation | Overlay marks, methods of overlay mark design and methods of overlay measurements |
US20030002043A1 (en) * | 2001-04-10 | 2003-01-02 | Kla-Tencor Corporation | Periodic patterns and technique to control misalignment |
US20180100735A1 (en) * | 2001-04-10 | 2018-04-12 | Kla-Tencor Corporation | Periodic patterns and technique to control misalignment between two layers |
US6774998B1 (en) * | 2001-12-27 | 2004-08-10 | Advanced Micro Devices, Inc. | Method and apparatus for identifying misregistration in a complimentary phase shift mask process |
US20180275530A1 (en) | 2010-08-03 | 2018-09-27 | Kla-Tencor Corporation | Multi-Layer Overlay Metrology Target and Complimentary Overlay Metrology Measurement Systems |
US20170133274A1 (en) * | 2015-11-10 | 2017-05-11 | United Microelectronics Corp. | Semiconductor device and method for fabricating the same |
US20170256501A1 (en) | 2016-03-07 | 2017-09-07 | Micron Technology, Inc. | Methods of forming semiconductor devices including determining misregistration between semiconductor levels and related apparatuses |
US20190287837A1 (en) * | 2016-09-30 | 2019-09-19 | Nikon Corporation | Measurement system, substrate processing system, and device manufacturing method |
US20180253017A1 (en) | 2017-01-25 | 2018-09-06 | Kla-Tencor Corporation | Overlay Control with Non-Zero Offset Prediction |
Non-Patent Citations (1)
Title |
---|
WIPO, ISR for PCT/US2019/030776, dated Dec. 27, 2019. |
Also Published As
Publication number | Publication date |
---|---|
CN113924638A (zh) | 2022-01-11 |
WO2020197571A1 (en) | 2020-10-01 |
TWI836001B (zh) | 2024-03-21 |
EP3948937A4 (en) | 2023-02-15 |
EP3948937A1 (en) | 2022-02-09 |
US20200312687A1 (en) | 2020-10-01 |
US20220199437A1 (en) | 2022-06-23 |
JP2023126665A (ja) | 2023-09-07 |
JP7502530B2 (ja) | 2024-06-18 |
TW202105550A (zh) | 2021-02-01 |
JP7345572B2 (ja) | 2023-09-15 |
JP2022529749A (ja) | 2022-06-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11302544B2 (en) | Method for measuring and correcting misregistration between layers in a semiconductor device, and misregistration targets useful therein | |
US9316925B2 (en) | Methods for monitoring source symmetry of photolithography systems | |
KR101853990B1 (ko) | 프로세스 툴 정정치를 제공하기 위한 방법 및 시스템 | |
US9927719B2 (en) | Overlay sampling methodology | |
US7258953B2 (en) | Multi-layer registration and dimensional test mark for scatterometrical measurement | |
US9513565B2 (en) | Using wafer geometry to improve scanner correction effectiveness for overlay control | |
US7271906B2 (en) | Image processing alignment method and method of manufacturing semiconductor device | |
US20080288912A1 (en) | Method of inspecting mask using aerial image inspection apparatus | |
TWI804708B (zh) | 偏移度量衡系統,製造半導體裝置晶圓之方法,及用於在半導體裝置之製造中之偏移之量測中使用之目標 | |
US20200266112A1 (en) | Misregistration Measurements Using Combined Optical and Electron Beam Technology | |
KR102464254B1 (ko) | 포토마스크 블랭크 관련 기판의 표면 상태의 평가 방법 | |
US8234602B2 (en) | Semiconductor-device manufacturing method | |
Lattard et al. | Spacer process and alignment assessment for SADP process | |
JP2024512852A (ja) | モアレパターンを形成するオーバーレイマーク、これを用いたオーバーレイ測定方法、及び半導体素子の製造方法 | |
US11101153B2 (en) | Parameter-stable misregistration measurement amelioration in semiconductor devices | |
US20080044739A1 (en) | Correction Of Resist Critical Dimension Variations In Lithography Processes | |
TWI544288B (zh) | 疊對度量方法 | |
WO2015129157A1 (ja) | 半導体ウェーハの製造方法及び工程異常の検出方法 | |
US11862524B2 (en) | Overlay mark design for electron beam overlay | |
TWI845639B (zh) | 半導體裝置中參數穩定之錯位測量改善 | |
US20040199282A1 (en) | Method for determining a preceding wafer, method for determining a measuring wafer, and method for adjusting the number of wafers | |
Shu et al. | Strategy of DoseMapper (DoMa) Application and Monitor for Critical Dimension Uniformity (CDU) Control in Sub-45nm Gate Process | |
KR20230020647A (ko) | 주광선 입사각을 이용한 광학 근접 보상 방법과 이를 포함하는 노광 방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: KLA-TENCOR CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:VOLKOVICH, ROIE;MILO, RENAN;YERUSHALMI, LIRAN;SIGNING DATES FROM 20190516 TO 20190619;REEL/FRAME:049591/0138 Owner name: KLA-TENCOR CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ZABERCHIK, MORAN;FELER, YOEL;IZRAELI, DAVID;SIGNING DATES FROM 20190519 TO 20190623;REEL/FRAME:049591/0224 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT VERIFIED |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |