US10699056B1 - Computer-implemented method, processor-implemented system, and non-transitory computer-readable storage medium storing instructions for simulation of printed circuit board - Google Patents

Computer-implemented method, processor-implemented system, and non-transitory computer-readable storage medium storing instructions for simulation of printed circuit board Download PDF

Info

Publication number
US10699056B1
US10699056B1 US16/507,834 US201916507834A US10699056B1 US 10699056 B1 US10699056 B1 US 10699056B1 US 201916507834 A US201916507834 A US 201916507834A US 10699056 B1 US10699056 B1 US 10699056B1
Authority
US
United States
Prior art keywords
elements
calculating
attributes
printed circuit
circuit board
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
US16/507,834
Other versions
US20200233934A1 (en
Inventor
Youngbae Kim
Kyungsuk Oh
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Assigned to SAMSUNG ELECTRONICS CO., LTD. reassignment SAMSUNG ELECTRONICS CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: OH, KYUNG SUK, KIM, YOUNGBAE
Application granted granted Critical
Publication of US10699056B1 publication Critical patent/US10699056B1/en
Publication of US20200233934A1 publication Critical patent/US20200233934A1/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00Computer-aided design [CAD]
    • G06F30/30Circuit design
    • G06F30/39Circuit design at the physical level
    • G06F30/398Design verification or optimisation, e.g. using design rule check [DRC], layout versus schematics [LVS] or finite element methods [FEM]
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00Computer-aided design [CAD]
    • G06F30/30Circuit design
    • G06F30/32Circuit design at the digital level
    • G06F30/33Design verification, e.g. functional simulation or model checking
    • G06F30/3308Design verification, e.g. functional simulation or model checking using simulation
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00Computer-aided design [CAD]
    • G06F30/30Circuit design
    • G06F30/39Circuit design at the physical level
    • G06F30/392Floor-planning or layout, e.g. partitioning or placement
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2113/00Details relating to the application field
    • G06F2113/18Chip packaging
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2115/00Details relating to the type of the circuit
    • G06F2115/12Printed circuit boards [PCB] or multi-chip modules [MCM]
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2119/00Details relating to the type or aim of the analysis or the optimisation
    • G06F2119/08Thermal analysis or thermal optimisation

Definitions

  • Embodiments of the inventive concept described herein relate to simulation of a printed circuit board, and more particularly, to a computer-implemented method and a processor-implemented system, which perform simulation of a printed circuit board with a reduced resource and/or improved accuracy, and a non-transitory computer-readable storage medium storing instructions for simulation of the printed circuit board.
  • Printed circuit boards are being used in various fields of electronic or electric devices.
  • the printed circuit boards may be used to connect semiconductor dies stacked on the printed circuit boards with any other devices.
  • some printed circuit boards may be mounted within semiconductor packages and may be used to provide channels between semiconductor dies in the semiconductor packages and external devices.
  • a computer-implemented method for a simulation of a printed circuit board including dividing a layout of the printed circuit board into elements having the same size, detecting first elements that have at least two materials from the elements, calculating anisotropic attributes of the first elements and assigning the anisotropic attributes to each of the first elements, and calculating a warpage of the printed circuit board based on the anisotropic attributes of the first elements.
  • the anisotropic attributes depend on physical properties according to directions of the first elements on the layout.
  • a processor-implemented system for a simulation of a printed circuit board including a processor, and a non-transitory computer-readable recording medium configured to communicate with the processor and to store instructions that, when executed by the processor, cause the processor to perform operations.
  • the operations include dividing a layout of the printed circuit board into elements having the same size, detecting first elements that have at least two materials from the elements, calculating anisotropic attributes of the first elements and assigning the anisotropic attributes to each of the first elements, and calculating a warpage of the printed circuit board based on the anisotropic attributes of the first elements.
  • the anisotropic attributes depend on directions of the first elements on the layout.
  • a non-transitory computer-readable recording medium stores instructions that, when executed by a processor, the cause the processor to perform operations.
  • the operations include dividing a layout of the printed circuit board into elements having the same size, detecting first elements that have at least two materials from the elements, calculating anisotropic attributes of the first elements and assigning the anisotropic attributes to each of the first elements, detecting second elements that have a single material from the elements, calculating isotropic attributes of the second elements and assigning the isotropic attributes to each of the second elements, and calculating a warpage of the printed circuit board based on the anisotropic attributes of the first elements and the isotropic attributes of the second elements.
  • FIG. 1 illustrates a semiconductor package according to an embodiment
  • FIG. 2 is a block diagram illustrating a system according to an embodiment
  • FIG. 3 illustrates an example of a method of performing simulation of a printed circuit board of the system of FIG. 2 , according to an embodiment
  • FIG. 4 illustrates an example of a layout of a printed circuit board, according to an embodiment
  • FIG. 5 illustrates an example in which a layout of a printed circuit board is divided into elements, according to an embodiment
  • FIG. 6 illustrates an example in which one element is defined by first lines of a first direction, second lines of a second direction, and third lines of a third direction, according to an embodiment
  • FIG. 7 illustrates an example in which first elements and second elements are detected from elements of a layout of a printed circuit board, according to an embodiment
  • FIG. 8 is a flowchart illustrating an example of calculating anisotropic attributes from first elements, according to an embodiment
  • FIG. 9 illustrates an example of calculating first to third tensile moduli according to the first to third directions, according to an embodiment
  • FIG. 10 illustrates an example of calculating first to third Poisson ratios according to the first to third directions, according to an embodiment
  • FIG. 11 illustrates an example of calculating first to third shear moduli according to the first to third directions, according to an embodiment
  • FIG. 12 illustrates an example of calculating first to third thermal expansion coefficients according to the first to third directions, according to an embodiment
  • FIG. 13 illustrates an example in which physical properties are calculated with regard to elements of a layout of a printed circuit board, according to an embodiment.
  • FIG. 1 illustrates a semiconductor package according to an embodiment.
  • a semiconductor package 10 includes a printed circuit board 11 , a first semiconductor die 12 a and a second semiconductor die 12 b , first internal solder balls 13 a and second internal solder balls 13 b , and external solder balls 14 .
  • the first and second semiconductor dies 12 a and 12 b may be stacked on the printed circuit board 11 .
  • the printed circuit board 11 may be connected with the first semiconductor die 12 a through the first internal solder balls 13 a .
  • the first semiconductor die 12 a may be connected with the second semiconductor die 12 b through the second internal solder balls 13 b .
  • the first semiconductor die 12 a may include internal wires that connect the second internal solder balls 13 b with a part of the first internal solder balls 13 a and connect internal circuits of the first semiconductor die 12 a with the others of the first internal solder balls 13 a.
  • the printed circuit board 11 may include wires that connect the first internal solder balls 13 a and the external solder balls 14 . Wires may be disposed on a top surface (e.g., a surface being in contact with the first internal solder balls 13 a ) of the printed circuit board 11 , a bottom surface (e.g., a surface on which the solder balls 14 are disposed) of the printed circuit board 11 , and inside the printed circuit board 11 .
  • the semiconductor package 10 may be connected with an external device through the external solder balls 14 .
  • the semiconductor package 10 may be attached on another printed circuit board through the external solder balls 14 .
  • FIG. 1 An example is illustrated in FIG. 1 as the semiconductor package 10 is based on a flip chip.
  • the inventive concept is not limited to the example in which the semiconductor package 10 is based on a flip chip.
  • the semiconductor package 10 may be based on bonding wires or may be based on through silicon vias (TSVs).
  • TSVs through silicon vias
  • the degree of integration and the complexity of the semiconductor dies 12 a and 12 b increase, the degree of integration and the complexity of the printed circuit board 11 is increasing. As the degree of integration and the complexity of the printed circuit board 11 increase, the warpage may occur in the printed circuit board 11 due to various factors (e.g., a force and/or a temperature) in the process of manufacturing the semiconductor package 10 and/or in the process of attaching the semiconductor package 10 to an external device.
  • factors e.g., a force and/or a temperature
  • a defect may occur in connections between the first and second semiconductor dies 12 a and 12 b in the semiconductor package 10 and the solder balls 14 . This may cause an error of the semiconductor package 10 .
  • Simulation of the printed circuit board 11 may be performed to predict the warpage of the printed circuit board 11 in advance.
  • the simulation may be performed on a data-based layout indicating the printed circuit board 11 .
  • the warpage that occurs in the physically based actual printed circuit board 11 may be predicted.
  • One of the ways to simulate the printed circuit board 11 may be based on a geometry of the layout of the printed circuit board 11 .
  • meshes may be generated in the layout, based on the geometry of the layout of the printed circuit board 11 .
  • the warpage of the printed circuit board 11 may be predicted by using the meshes.
  • this geometry-based method causes an exponential increase in the amount of operations as the degree of integration and the complexity of the printed circuit board 11 increases. That is, a huge amount of resources are required to perform simulation based on the geometry.
  • Another of the ways to simulate the printed circuit board 11 may be based on simplification of the layout of the printed circuit board 11 . For example, when a ratio of a specific material in a specific area of the layout of the printed circuit board 11 is not less than a threshold ratio, the specific area may be simplified as being filled with the specific material.
  • the amount of operations for the simulation may decrease through the simplification, and thus, the amount of necessary resources may decrease.
  • the simplification may cause an excessive loss of information, thereby making accuracy of the simulation low.
  • simulation of a printed circuit board may be performed with the same accuracy and the reduced amount of operations or reduced resources, or simulation of a printed circuit board may be performed with the same accuracy and with a reduced operation amount or reduced resources, or may be performed with the same operation amount or resources and with improved accuracy.
  • FIG. 2 is a block diagram illustrating a system 100 according to an embodiment.
  • the system 100 may include a processor 110 , a random access memory 120 , a modem 130 , a hub 140 , an embedded storage device 150 , an external storage device 160 , and a user interface 170 .
  • the processor 110 may include a general-purpose processor such as a central processing unit (CPU) or a special-purpose processor such as an application processor, a graphic processing unit (GPU), or an application specific integrated circuit (ASIC).
  • the processor 110 may execute an operating system or firmware for the purpose of controlling the system 100 .
  • the random access memory 120 may be used as a main memory of the processor 110 .
  • the random access memory 120 may include a dynamic random access memory (DRAM), a static random access memory (SRAM), a phase-change RAM (PRAM), a magnetic RAM (MRAM), a ferroelectric RAM (FRAM), a resistive RAM (RRAM), etc.
  • DRAM dynamic random access memory
  • SRAM static random access memory
  • PRAM phase-change RAM
  • MRAM magnetic RAM
  • FRAM ferroelectric RAM
  • RRAM resistive RAM
  • the modem 130 may communicate with an external device in a wired or wireless manner.
  • the modem 130 may transmit data provided from the processor 110 to the external device or may provide data transmitted from the external device to the processor 110 .
  • the modem 130 may transmit data stored in the random access memory 120 to the external device without passing through the processor 110 or may provide data transmitted from the external device to the random access memory 120 without passing through the processor 110 .
  • the hub 140 may connect the processor 110 with peripheral devices of the system 100 .
  • the hub 140 may include a root complex that is based on peripheral component interconnect express (PCIe).
  • PCIe peripheral component interconnect express
  • the embedded storage device 150 may be a storage device that is fixedly installed in the system 100 .
  • the external storage device 160 may be a storage device that is removably connected with the system 100 .
  • the embedded storage device 150 and the external storage device 160 may communicate with the processor 110 through the hub 140 .
  • the embedded storage device 150 may include a hard disk drive, a solid state drive, etc.
  • the external storage device 160 may include a memory card, a memory stick, an optical disk drive, etc.
  • the user interface 170 may include a user input interface that receives information from a user of the system 100 and a user output interface that provides information to the user of the system 100 .
  • the user interface 170 may include a keyboard, a mouse, a microphone, a touch panel, a touch pad, etc. as the user input interface.
  • the user interface 170 may include a monitor, a printer, a speaker, a beam projector, a vibration motor, etc. as the user output interface.
  • the system 100 is configured to operate based on the processor 110 . Accordingly, the system 100 may be a processor-implemented system.
  • the system 100 may be a general-use computer or a special-purpose computer. Accordingly, operation methods that are performed by the system 100 may be computer-implemented methods.
  • the system 100 may store instructions that, when executed by the processor 110 , cause the processor 110 to perform simulation of a printed circuit board.
  • the instructions may be stored in the system 100 in the form of a specific file or application.
  • first instructions INS 1 may be received through the modem 130 .
  • the first instructions INS 1 received through the modem 130 may be stored in the embedded storage device 150 non-transitorily as second instructions INS 2 , may be stored in the external storage device 160 non-transitorily as third instructions INS 3 , or may be stored in the random access memory 120 non-transitorily as fourth instructions INS 4 .
  • the instructions may be included in the system 100 , with the instructions stored non-transitorily in the embedded storage device 150 as the second instructions INS 2 .
  • the second instructions INS 2 may be stored non-transitorily in the random access memory 120 as the fourth instructions INS 4 .
  • the instructions may be stored non-transitorily in the external storage device 160 as the third instructions INS 3 , and the external storage device 160 may be attached to the system 100 .
  • the third instructions INS 3 may be stored non-transitorily in the random access memory 120 as the fourth instructions INS 4 .
  • the instructions may be included in the system 100 , with the instructions stored in random access memory 120 as the fourth instructions INS 4 .
  • the random access memory 120 may include a nonvolatile random access memory such as a phase-change random access memory, a ferroelectric random access memory, a magnetic random access memory, or a resistive random access memory.
  • the embedded storage device 150 storing the second instructions INS 2 , the external storage device 160 storing the third instructions INS 3 , or the random access memory 120 storing the fourth instructions INS 4 may be a non-transitory computer-readable storage medium that stores instructions for the simulation of the printed circuit board 11 .
  • a way to provide layout data of the printed circuit board 11 may be the same as the way to provide the instructions.
  • layout data may be received through the modem 130 as first layout data LD 1 , may be provided to the embedded storage device 150 as second layout data LD 2 , may be stored in the external storage device 160 as third layout data LD 3 , or may be provided to the random access memory 120 as fourth layout data LD 4 .
  • FIG. 3 illustrates an example of a method of performing simulation of the printed circuit board 11 of the system 100 of FIG. 2 , according to an embodiment.
  • the processor 110 of the system 100 may start simulation by executing the fourth instructions INS 4 stored in the random access memory 120 , or by loading a group of instructions of the first to third instructions INS 1 to INS 3 as the fourth instructions INS 4 onto the random access memory 120 and executing the fourth instructions INS 4 thus loaded.
  • the processor 110 of the system 100 may start simulation by reading the fourth layout data LD 4 stored in the random access memory 120 , or by loading one layout data of the first to third layout data LD 1 to LD 3 as the fourth layout data LD 4 onto the random access memory 120 and executing the fourth layout data LD 4 thus loaded.
  • the fourth layout data LD 4 may indicate a structure of the printed circuit board 11 .
  • FIG. 4 illustrates an example of a layout of the printed circuit board 11 .
  • a partial layout of a surface e.g., a top surface
  • a first direction “x”, a second direction “y”, and a third direction “z” are together illustrated in FIG. 4 .
  • the third direction “z” may be a direction facing outwards from the top surface illustrated in FIG. 4 at a right angle.
  • a first area A 1 may include a copper Cu
  • second areas A 2 may include solder registers SR. Top surfaces of the second areas A 2 may be higher than a top surface of the first area A 1 .
  • the solder registers SR of the second areas A 2 may prevent materials of solder balls from rolling down when the solder balls are attached to the copper Cu of the first area A 1 .
  • the processor 110 of the system 100 may divide a layout of the printed circuit board 11 into elements.
  • FIG. 5 illustrates an example in which a layout of the printed circuit board 11 is divided into elements.
  • lines may be drawn along the first direction “x”, the second direction “y”, and the third direction “z”, which are perpendicular to each other.
  • First lines of the first direction “x” may be parallel to each other.
  • Second lines of the second direction “y” may be parallel to each other.
  • Third lines of the third direction “z” may be parallel to each other.
  • the first lines, the second lines, and the third lines may be perpendicular to each other. Areas that are defined by the first lines, the second lines, and the third lines may be selected as elements.
  • the first through third lines are shown as dashed lines. However, this is only an example.
  • FIG. 6 illustrates an example in which one element is defined by the first lines of the first direction “x”, the second lines of the second direction “y”, and the third lines of the third direction “z”.
  • an element that is defined by lines of the first direction “x”, the second direction “y”, and the third direction “z” may be a hexahedron.
  • the elements may have the same size (e.g., the area or a volume).
  • the first lines of the first direction “x” may be arranged at regular intervals.
  • the second lines of the second direction “y” may be arranged at regular intervals.
  • the third lines of the third direction “z” may be arranged at regular intervals.
  • an interval of the first lines of the first direction “x”, an interval of the second lines of the second direction “y”, and an interval of the third lines of the third direction “z” may be the same. That is, each element may be a cube.
  • the processor 110 of the system 100 may detect first elements including materials of at least two of the elements of the layout of the printed circuit board 11 .
  • the processor 110 of the system 100 may calculate anisotropic attributes of the first elements and may assign the calculated anisotropic attributes to the first elements, respectively.
  • the processor 110 of the system 100 may detect second elements including a material of at least one of the elements of the layout of the printed circuit board 11 .
  • the processor 110 of the system 100 may calculate isotropic attributes of the second elements and may assign the calculated isotropic attributes to the second elements, respectively.
  • FIG. 7 illustrates an example in which first elements and second elements are detected from elements of a layout of the printed circuit board 11 .
  • a solder register SR and a copper Cu are included in the first elements.
  • a corresponding element may be included in the first elements. That is, the first elements may be, for example, heterogeneous elements.
  • each of 2a-th elements is filled with dots.
  • the 2a-th elements may include a single material of the solder register SR.
  • a corresponding element may be included in the 2a-th elements. That is, the second elements may be, for example, homogeneous elements.
  • each of 2b-th elements is filled with diagonal lines.
  • the 2b-th elements may include a single material of the copper Cu.
  • a corresponding element may be included in the 2b-th elements. That is, the second elements may be, for example, homogeneous elements.
  • the processor 110 of the system 100 may calculate the warpage of the printed circuit board 11 based on attributes of the first and second elements, that is, the anisotropic attributes and the isotropic attributes.
  • the processor 110 of the system 100 may provide information of the calculated warpage to the user through the user interface 170 .
  • the processor 110 of the system 100 may store the information of the calculated warpage in the random access memory 120 , the embedded storage device 150 , and/or the external storage device 160 and/or may transmit the information of the calculated warpage to an external device through the modem 130 .
  • the processor 110 of the system 100 may compare the degree of the calculated warpage with a threshold warpage value.
  • the processor 110 of the system 100 may determine the suitability of the layout of the printed circuit board 11 , based on a result of the comparison. For example, when the degree of the warpage is not smaller than or is equal to the threshold warpage value, the processor 110 of the system 100 may determine that the layout of the printed circuit board 11 is warped and thus unsuitable.
  • the processor 110 of the system 100 may determine that the layout of the printed circuit board 11 is not warped and thus is suitable.
  • the processor 110 of the system 100 may provide a determination result of the suitability to the user through the user interface 170 .
  • the processor 110 of the system 100 may store the determination result of the suitability in the random access memory 120 , the embedded storage device 150 , and/or the external storage device 160 and/or may transmit the determination result of the suitability to an external device through the modem 130 .
  • FIG. 8 is a flowchart illustrating an example of calculating anisotropic attributes from first elements, according to an embodiment. Referring to FIGS. 2, 7, and 8 , arrangements of internal materials of the first elements are different from each other. Accordingly, the processor 110 of the system 100 may calculate physical properties for two or more directions of each of the first elements.
  • the processor 110 of the system 100 may calculate tensile moduli according to at least three directions of each of the first elements.
  • the at least three directions may include the first direction “x”, the second direction “y”, and the third direction “z”.
  • FIG. 9 illustrates an example of calculating first, second, and third tensile moduli Ex, Ey, and Ez according to the first, second, and third directions “x”, “y”, and “z”.
  • an example of calculating the first tensile modulus Ex according to the first direction “x” is illustrated in FIG. 9 Referring to FIG. 9 , the first tensile modulus Ex according to the first direction “x” is calculated with regard to a sample element SE of the first elements.
  • the ability that the sample element SE resists without being stretched in the first direction “x” may be calculated as the first tensile modulus Ex.
  • a unit of the first tensile modulus Ex may be pascal (Pa) or a product of a weight and a force per unit area.
  • the second tensile modulus Ey may be calculated for the process of pulling the sample element SE in the second direction “y” or an opposite direction to the second direction “y”.
  • the third tensile modulus Ez may be calculated for the process of pulling the sample element SE in the third direction “z” or an opposite direction to the third direction “z”.
  • each of the first elements may be different from each other. Accordingly, calculations of the first, second, and third tensile moduli Ex, Ey, and Ez may be performed on each of the first elements. Because tensile moduli are calculated with respect to different directions of each of the first elements, the accuracy of simulation is improved.
  • the 2a-th elements include a single material. Accordingly, as a portion of the process of calculating isotropic attributes of the 2a-th elements as described in operation S 150 of FIG. 3 , the processor 110 of the system 100 may calculate a tensile modulus of one direction (e.g., one of the first, second, and third directions “x”, “y”, and “z”) with regard to one element of the 2a-th elements.
  • a tensile modulus of one direction e.g., one of the first, second, and third directions “x”, “y”, and “z”
  • the processor 110 of the system 100 may assign the calculated tensile modulus to the first, second, and third tensile moduli Ex, Ey, and Ez of the first, second, and third directions “x”, “y”, and “z” of each of the 2a-th elements. Accordingly, the amount of operations of the system 100 and the processor 110 decreases, and resources are saved.
  • one tensile modulus may be calculated from one of the 2b-th elements, and the one tensile modulus thus calculated may be used as the first, second, and third tensile moduli Ex, Ey, and Ez of each of the 2b-th elements.
  • FIG. 10 illustrates an example of calculating first, second, and third Poisson ratios ⁇ xy, ⁇ yz, and ⁇ xz according to the first, second, and third directions “x”, “y”, and “z”.
  • an example of calculating the first Poisson ratio ⁇ xy according to the first direction “x” and the second direction “y” is illustrated in FIG. 10 .
  • the first Poisson ratio ⁇ xy according to the first direction “x” and the second direction “y” is calculated with regard to the sample element SE of the first elements.
  • a ratio of a first length L 1 , by which the sample element SE is stretched in the first direction “x”, and a second length L 2 , by which the sample element SE is contracted in the second direction “y”, may be calculated as the first Poisson ratio ⁇ xy.
  • the first Poisson ratio ⁇ xy may be a ratio of the second length L 2 to the first length L 1 or a ratio of the first length L 1 to the second length L 2 .
  • the second Poisson ratio ⁇ yz may be calculated for the process of pulling the sample element SE in the second direction “y” or an opposite direction to the second direction “y”.
  • a ratio of a length, by which the sample element SE is stretched in the second direction “y”, and a length, by which the sample element SE is contracted in the third direction “z”, may be calculated as the second Poisson ratio ⁇ yz.
  • the third Poisson ratio ⁇ xz may be calculated for the process of pulling the sample element SE in the first direction “x” or an opposite direction to the first direction “x”.
  • a ratio of a length, by which the sample element SE is stretched in the first direction “x”, and a length, by which the sample element SE is contracted in the third direction “z”, may be calculated as the third Poisson ratio ⁇ xz.
  • arrangements of materials respectively included in the first elements may be different from each other. Accordingly, calculations of the first, second, and third Poisson ratios ⁇ xy, ⁇ yz, and ⁇ xz may be performed on each of the first elements. Because the first, second, and third Poisson ratios ⁇ xy, ⁇ yz, and ⁇ xz are calculated with respect to different directions of each of the first elements, the accuracy of simulation is improved.
  • the 2a-th elements include a single material. Accordingly, as a portion of the process of calculating isotropic attributes of the 2a-th elements as described in operation S 150 of FIG. 3 , the processor 110 of the system 100 may calculate a Poisson ratio (e.g., ⁇ xy, ⁇ yz, or ⁇ xz) of two directions with regard to one element of the 2a-th elements.
  • a Poisson ratio e.g., ⁇ xy, ⁇ yz, or ⁇ xz
  • the processor 110 of the system 100 may assign the calculated Poisson ratio to the first, second, and third Poisson ratios ⁇ xy, ⁇ yz, and ⁇ xz of each of the 2a-th elements. Accordingly, the amount of operations of the system 100 and the processor 110 decreases, and resources are saved.
  • one Poisson ratio may be calculated from one of the 2b-th elements, and the one Poisson ratio thus calculated may be used as the first, second, and third Poisson ratios ⁇ xy, ⁇ yz, and ⁇ xz of each of the 2b-th elements.
  • FIG. 11 illustrates an example of calculating first, second, and third shear moduli Gxy, Gyz, and Gxz according to the first, second, and third directions “x”, “y”, and “z”.
  • an example of calculating the first shear modulus Gxy according to the first direction “x” and the second direction “y” is illustrated in FIG. 11 .
  • the first shear modulus Gxy according to the first direction “x” and the second direction “y” is calculated with regard to the sample element SE of the first elements.
  • a top surface TS and a bottom surface BS of the sample element SE may be selected with respect to a plane defined by the first direction “x” and the second direction “y”.
  • a force may be applied in the first direction “x”, the second direction “y”, or in a direction between the first direction “x” and the second direction “y”.
  • the same force may be applied in an opposite direction of the force applied to the top surface TS.
  • the ability that the sample element resists without deformation may be calculated as the first shear modulus Gxy.
  • a unit of the first shear modulus Gxy may be pascal (Pa) or a product of a weight and a force per unit area.
  • the second shear modulus Gyz of the second direction “y” and the third direction “z” may be calculated.
  • a top surface and a bottom surface of the sample element SE may be selected with respect to a plane defined by the second direction “y” and the third direction “z”.
  • the ability that the sample element resists without deformation upon applying forces of opposite directions to the top surface and the bottom surface may be calculated as the second shear modulus Gyz.
  • the third shear modulus Gxz of the first direction “x” and the third direction “z” may be calculated.
  • a top surface and a bottom surface of the sample element SE may be selected with respect to a plane defined by the first direction “x” and the third direction “z”.
  • the ability that the sample element resists without deformation upon applying forces of opposite directions to the top surface and the bottom surface may be calculated as the third shear modulus Gxz.
  • arrangements of materials respectively included in the first elements may be different from each other. Accordingly, calculations of the first, second, and third shear moduli Gxy, Gyz, and Gxz may be performed on each of the first elements. Because shear moduli are calculated with respect to different directions of each of the first elements, the accuracy of simulation is improved.
  • the 2a-th elements include a single material. Accordingly, as a portion of the process of calculating isotropic attributes of the 2a-th elements as described in operation S 150 of FIG. 3 , the processor 110 of the system 100 may calculate a shear modulus (e.g., Gxy, Gyz, or Gxz) of two directions with regard to one element of the 2a-th elements.
  • a shear modulus e.g., Gxy, Gyz, or Gxz
  • the processor 110 of the system 100 may assign the calculated shear modulus to the first, second, and third shear moduli Gxy, Gyz, and Gxz of each of the 2a-th elements. Accordingly, the amount of operations of the system 100 and the processor 110 decreases, and resources are saved.
  • FIG. 12 illustrates an example of calculating first, second, and third thermal expansion coefficients ⁇ x, ⁇ y, and ⁇ z according to the first, second, and third directions “x”, “y”, and “z”.
  • FIG. 12 an example of calculating the first thermal expansion coefficient ⁇ x according to the first direction “x” is illustrated in FIG. 12 .
  • the first thermal expansion coefficient ⁇ x according to the first direction “x” is calculated with regard to a sample element SE of the first elements.
  • a ratio of a third length L 3 and a fourth length L 4 , by which the sample element SE expands in the first direction “x”, and an original length of the sample element in the first direction “x” may be calculated as the first thermal expansion coefficient ⁇ x.
  • the first thermal expansion coefficient ⁇ x may be a ratio of the third length L 3 and the fourth length L 4 to the original length of the sample element SE in the first direction “x” or a ratio of the original length of the sample element SE in the first direction “x” to the third length L 3 and the fourth length L 4 .
  • the degree to which the sample element SE expands in the second direction “y” when a temperature of the sample element SE increases 1 degree may be calculated as the second thermal expansion coefficient ⁇ y.
  • the degree to which the sample element SE expands in the third direction “z” when a temperature of the sample element SE increases 1 degree may be calculated as the third thermal expansion coefficient ⁇ z.
  • arrangements of materials respectively included in the first elements may be different from each other. Accordingly, calculations of the first, second, and third thermal expansion coefficients ⁇ x, ⁇ y, and ⁇ z may be performed on each of the first elements. Because the first, second, and third thermal expansion coefficients ⁇ x, ⁇ y, and ⁇ z are calculated with respect to different directions of each of the first elements, the accuracy of simulation is improved.
  • the 2a-th elements include a single material. Accordingly, as a portion of the process of calculating isotropic attributes of the 2a-th elements as described in operation S 150 of FIG. 3 , the processor 110 of the system 100 may calculate a thermal expansion coefficient (e.g., ⁇ x, ⁇ y, or ⁇ z) of one direction with regard to one element of the 2a-th elements.
  • a thermal expansion coefficient e.g., ⁇ x, ⁇ y, or ⁇ z
  • the processor 110 of the system 100 may assign the calculated thermal expansion coefficient to the first, second, and third thermal expansion coefficients ⁇ x, ⁇ y, and ⁇ z of each of the 2a-th elements. Accordingly, the amount of operations of the system 100 and the processor 110 decreases, and resources are saved.
  • one thermal expansion coefficient may be calculated from one of the 2b-th elements, and the one thermal expansion coefficient thus calculated may be used as the first, second, and third thermal expansion coefficients ⁇ x, ⁇ y, and ⁇ z of each of the 2b-th elements.
  • FIG. 13 illustrates an example in which physical properties are calculated with regard to elements of a layout of the printed circuit board 11 .
  • anisotropic attributes may be calculated with respect to each of the first elements.
  • Physical properties that are calculated as anisotropic attributes include the first, second, and third tensile moduli Ex, Ey, and Ez, the first, second, and third Poisson ratios ⁇ xy, ⁇ yz, and ⁇ xz, the first, second, and third shear moduli Gxy, Gyz, and Gxz, and the first, second, and third thermal expansion coefficients ⁇ x, ⁇ y, and ⁇ z.
  • Isotropic attributes may be calculated with respect to each of the 2a-th elements and the 2b-th elements.
  • Physical properties that are calculated as isotropic attributes includes one tensile modulus “E”, one Poisson ratio “ ⁇ ”, one shear modulus “G”, and one thermal expansion coefficient “ ⁇ ”.
  • the amount of operations for a homogeneous element including one material is reduced, the amount of operations for simulation of the printed circuit board 11 , computing resources used to perform the operations, and a time used to perform the operations decreases.
  • the accuracy of simulation of the printed circuit board 11 is improved.
  • the accuracy of simulation is improved. Also, as the size of an element decreases, a ratio of isotropic elements to the total number of elements increases, and a ratio of anisotropic elements to the total number of elements decreases. Accordingly, compared to the degree to which the accuracy increases, the degree to which the amount of operations, a computing resources used, or a simulation time increases is not great.
  • components of the system 100 and a method performed in the system 100 are described by using the terms “first”, “second”, “third”, and the like.
  • the terms “first”, “second”, “third”, and the like may be used to distinguish components from each other and do not limit the inventive concept.
  • the terms “first”, “second”, “third”, and the like do not involve an order or a numerical meaning of any form.
  • the blocks may be implemented with various hardware devices, such as an integrated circuit, an application specific IC (ASCI), a field programmable gate array (FPGA), and a complex programmable logic device (CPLD), firmware driven in hardware devices, software such as an application, or a combination of a hardware device and software.
  • ASCI application specific IC
  • FPGA field programmable gate array
  • CPLD complex programmable logic device
  • firmware driven in hardware devices software such as an application, or a combination of a hardware device and software
  • the blocks may include circuits or intellectual property (IP) implemented with semiconductor elements in an integrated circuit.
  • IP intellectual property
  • simulation of a printed circuit board is performed by calculating anisotropic attributes with regard to elements including two or more materials and is performed by calculating isotropic attributes with regard to elements including a single material.
  • a computer-implemented method and a processor-implemented system which perform simulation of a printed circuit board with improved accuracy or by using reduced resources, and a non-transitory computer-readable storage medium storing instructions for simulation of the printed circuit board are provided.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Architecture (AREA)
  • Management, Administration, Business Operations System, And Electronic Commerce (AREA)

Abstract

A computer-implemented method for a simulation of a printed circuit board includes dividing a layout of the printed circuit board into elements having the same size, detecting first elements that have at least two materials from the elements, calculating anisotropic attributes of the first elements and assigning the anisotropic attributes to each of the first elements, and calculating a warpage of the printed circuit board based on the anisotropic attributes of the first elements. The anisotropic attributes depend on physical properties according to directions of the first elements on the layout.

Description

CROSS-REFERENCE TO RELATED APPLICATIONS
This application claims priority under 35 U.S.C. § 119 from Korean Patent Application No. 10-2019-0007539 filed on Jan. 21, 2019, in the Korean Intellectual Property Office, the disclosure of which is incorporated by reference herein in its entirety.
BACKGROUND 1. Field
Embodiments of the inventive concept described herein relate to simulation of a printed circuit board, and more particularly, to a computer-implemented method and a processor-implemented system, which perform simulation of a printed circuit board with a reduced resource and/or improved accuracy, and a non-transitory computer-readable storage medium storing instructions for simulation of the printed circuit board.
2. Description of the Related Art
Printed circuit boards are being used in various fields of electronic or electric devices. For example, the printed circuit boards may be used to connect semiconductor dies stacked on the printed circuit boards with any other devices. In particular, some printed circuit boards may be mounted within semiconductor packages and may be used to provide channels between semiconductor dies in the semiconductor packages and external devices.
As semiconductor manufacturing technologies develop, the degree of integration and the complexity of semiconductor dies are increasing. As the degree of integration and the complexity of semiconductor dies increase, the degree of integration and the complexity of printed circuit boards connected with the semiconductor dies also increase.
As the degree of integration and the complexity of the printed circuit boards increase, very small warpage of the printed circuit boards may cause a defect of connections between printed circuit boards and semiconductor dies, and of connections between the printed circuit boards and external devices.
SUMMARY
It is an aspect to provide a computer-implemented method and a processor-implemented system, which perform simulation of a printed circuit board with a reduced resource and/or improved accuracy, and a non-transitory computer-readable storage medium storing instructions for simulation of the printed circuit board.
According to an aspect of an exemplary embodiment, there is provided a computer-implemented method for a simulation of a printed circuit board, the method including dividing a layout of the printed circuit board into elements having the same size, detecting first elements that have at least two materials from the elements, calculating anisotropic attributes of the first elements and assigning the anisotropic attributes to each of the first elements, and calculating a warpage of the printed circuit board based on the anisotropic attributes of the first elements. The anisotropic attributes depend on physical properties according to directions of the first elements on the layout.
According to another aspect of an exemplary embodiment, there is provided a processor-implemented system for a simulation of a printed circuit board, the system including a processor, and a non-transitory computer-readable recording medium configured to communicate with the processor and to store instructions that, when executed by the processor, cause the processor to perform operations. The operations include dividing a layout of the printed circuit board into elements having the same size, detecting first elements that have at least two materials from the elements, calculating anisotropic attributes of the first elements and assigning the anisotropic attributes to each of the first elements, and calculating a warpage of the printed circuit board based on the anisotropic attributes of the first elements. The anisotropic attributes depend on directions of the first elements on the layout.
According to another aspect of an exemplary embodiment, there is provided a non-transitory computer-readable recording medium stores instructions that, when executed by a processor, the cause the processor to perform operations. The operations include dividing a layout of the printed circuit board into elements having the same size, detecting first elements that have at least two materials from the elements, calculating anisotropic attributes of the first elements and assigning the anisotropic attributes to each of the first elements, detecting second elements that have a single material from the elements, calculating isotropic attributes of the second elements and assigning the isotropic attributes to each of the second elements, and calculating a warpage of the printed circuit board based on the anisotropic attributes of the first elements and the isotropic attributes of the second elements.
BRIEF DESCRIPTION OF THE FIGURES
The above and other aspects will become apparent by describing in detail exemplary embodiments thereof with reference to the accompanying drawings, in which:
FIG. 1 illustrates a semiconductor package according to an embodiment;
FIG. 2 is a block diagram illustrating a system according to an embodiment;
FIG. 3 illustrates an example of a method of performing simulation of a printed circuit board of the system of FIG. 2, according to an embodiment;
FIG. 4 illustrates an example of a layout of a printed circuit board, according to an embodiment;
FIG. 5 illustrates an example in which a layout of a printed circuit board is divided into elements, according to an embodiment;
FIG. 6 illustrates an example in which one element is defined by first lines of a first direction, second lines of a second direction, and third lines of a third direction, according to an embodiment;
FIG. 7 illustrates an example in which first elements and second elements are detected from elements of a layout of a printed circuit board, according to an embodiment;
FIG. 8 is a flowchart illustrating an example of calculating anisotropic attributes from first elements, according to an embodiment;
FIG. 9 illustrates an example of calculating first to third tensile moduli according to the first to third directions, according to an embodiment;
FIG. 10 illustrates an example of calculating first to third Poisson ratios according to the first to third directions, according to an embodiment;
FIG. 11 illustrates an example of calculating first to third shear moduli according to the first to third directions, according to an embodiment;
FIG. 12 illustrates an example of calculating first to third thermal expansion coefficients according to the first to third directions, according to an embodiment; and
FIG. 13 illustrates an example in which physical properties are calculated with regard to elements of a layout of a printed circuit board, according to an embodiment.
DETAILED DESCRIPTION
Below, embodiments of the inventive concept may be described in detail and clearly to such an extent that an ordinary one in the art may easily implement the inventive concept.
FIG. 1 illustrates a semiconductor package according to an embodiment.
Referring to FIG. 1, a semiconductor package 10 includes a printed circuit board 11, a first semiconductor die 12 a and a second semiconductor die 12 b, first internal solder balls 13 a and second internal solder balls 13 b, and external solder balls 14. The first and second semiconductor dies 12 a and 12 b may be stacked on the printed circuit board 11.
The printed circuit board 11 may be connected with the first semiconductor die 12 a through the first internal solder balls 13 a. The first semiconductor die 12 a may be connected with the second semiconductor die 12 b through the second internal solder balls 13 b. The first semiconductor die 12 a may include internal wires that connect the second internal solder balls 13 b with a part of the first internal solder balls 13 a and connect internal circuits of the first semiconductor die 12 a with the others of the first internal solder balls 13 a.
The printed circuit board 11 may include wires that connect the first internal solder balls 13 a and the external solder balls 14. Wires may be disposed on a top surface (e.g., a surface being in contact with the first internal solder balls 13 a) of the printed circuit board 11, a bottom surface (e.g., a surface on which the solder balls 14 are disposed) of the printed circuit board 11, and inside the printed circuit board 11.
The semiconductor package 10 may be connected with an external device through the external solder balls 14. For example, the semiconductor package 10 may be attached on another printed circuit board through the external solder balls 14.
An example is illustrated in FIG. 1 as the semiconductor package 10 is based on a flip chip. However, the inventive concept is not limited to the example in which the semiconductor package 10 is based on a flip chip. For example, the semiconductor package 10 may be based on bonding wires or may be based on through silicon vias (TSVs).
As the degree of integration and the complexity of the semiconductor dies 12 a and 12 b increase, the degree of integration and the complexity of the printed circuit board 11 is increasing. As the degree of integration and the complexity of the printed circuit board 11 increase, the warpage may occur in the printed circuit board 11 due to various factors (e.g., a force and/or a temperature) in the process of manufacturing the semiconductor package 10 and/or in the process of attaching the semiconductor package 10 to an external device.
In the case where the warpage occurs in the printed circuit board 11, a defect may occur in connections between the first and second semiconductor dies 12 a and 12 b in the semiconductor package 10 and the solder balls 14. This may cause an error of the semiconductor package 10.
Simulation of the printed circuit board 11 may be performed to predict the warpage of the printed circuit board 11 in advance. The simulation may be performed on a data-based layout indicating the printed circuit board 11. As the simulation is performed on the data-based layout, the warpage that occurs in the physically based actual printed circuit board 11 may be predicted.
One of the ways to simulate the printed circuit board 11 may be based on a geometry of the layout of the printed circuit board 11. For example, meshes may be generated in the layout, based on the geometry of the layout of the printed circuit board 11. The warpage of the printed circuit board 11 may be predicted by using the meshes.
However, this geometry-based method causes an exponential increase in the amount of operations as the degree of integration and the complexity of the printed circuit board 11 increases. That is, a huge amount of resources are required to perform simulation based on the geometry.
Another of the ways to simulate the printed circuit board 11 may be based on simplification of the layout of the printed circuit board 11. For example, when a ratio of a specific material in a specific area of the layout of the printed circuit board 11 is not less than a threshold ratio, the specific area may be simplified as being filled with the specific material.
The amount of operations for the simulation may decrease through the simplification, and thus, the amount of necessary resources may decrease. However, the simplification may cause an excessive loss of information, thereby making accuracy of the simulation low.
By contrast to the geometry-based method and the simplification method, according to embodiments of the inventive concept, simulation of a printed circuit board may be performed with the same accuracy and the reduced amount of operations or reduced resources, or simulation of a printed circuit board may be performed with the same accuracy and with a reduced operation amount or reduced resources, or may be performed with the same operation amount or resources and with improved accuracy.
FIG. 2 is a block diagram illustrating a system 100 according to an embodiment. Referring to FIGS. 1 and 2, the system 100 may include a processor 110, a random access memory 120, a modem 130, a hub 140, an embedded storage device 150, an external storage device 160, and a user interface 170.
The processor 110 may include a general-purpose processor such as a central processing unit (CPU) or a special-purpose processor such as an application processor, a graphic processing unit (GPU), or an application specific integrated circuit (ASIC). The processor 110 may execute an operating system or firmware for the purpose of controlling the system 100.
The random access memory 120 may be used as a main memory of the processor 110. The random access memory 120 may include a dynamic random access memory (DRAM), a static random access memory (SRAM), a phase-change RAM (PRAM), a magnetic RAM (MRAM), a ferroelectric RAM (FRAM), a resistive RAM (RRAM), etc.
The modem 130 may communicate with an external device in a wired or wireless manner. The modem 130 may transmit data provided from the processor 110 to the external device or may provide data transmitted from the external device to the processor 110. For another example, the modem 130 may transmit data stored in the random access memory 120 to the external device without passing through the processor 110 or may provide data transmitted from the external device to the random access memory 120 without passing through the processor 110.
The hub 140 may connect the processor 110 with peripheral devices of the system 100. For example, the hub 140 may include a root complex that is based on peripheral component interconnect express (PCIe).
The embedded storage device 150 may be a storage device that is fixedly installed in the system 100. In some embodiments, the external storage device 160 may be a storage device that is removably connected with the system 100. The embedded storage device 150 and the external storage device 160 may communicate with the processor 110 through the hub 140.
The embedded storage device 150 may include a hard disk drive, a solid state drive, etc. The external storage device 160 may include a memory card, a memory stick, an optical disk drive, etc.
The user interface 170 may include a user input interface that receives information from a user of the system 100 and a user output interface that provides information to the user of the system 100.
The user interface 170 may include a keyboard, a mouse, a microphone, a touch panel, a touch pad, etc. as the user input interface. The user interface 170 may include a monitor, a printer, a speaker, a beam projector, a vibration motor, etc. as the user output interface.
The system 100 is configured to operate based on the processor 110. Accordingly, the system 100 may be a processor-implemented system. The system 100 may be a general-use computer or a special-purpose computer. Accordingly, operation methods that are performed by the system 100 may be computer-implemented methods.
The system 100 may store instructions that, when executed by the processor 110, cause the processor 110 to perform simulation of a printed circuit board. The instructions may be stored in the system 100 in the form of a specific file or application.
For example, as the instructions, first instructions INS1 may be received through the modem 130. The first instructions INS1 received through the modem 130 may be stored in the embedded storage device 150 non-transitorily as second instructions INS2, may be stored in the external storage device 160 non-transitorily as third instructions INS3, or may be stored in the random access memory 120 non-transitorily as fourth instructions INS4.
For another example, the instructions may be included in the system 100, with the instructions stored non-transitorily in the embedded storage device 150 as the second instructions INS2. Afterwards, the second instructions INS2 may be stored non-transitorily in the random access memory 120 as the fourth instructions INS4.
For another example, the instructions may be stored non-transitorily in the external storage device 160 as the third instructions INS3, and the external storage device 160 may be attached to the system 100. Afterwards, the third instructions INS3 may be stored non-transitorily in the random access memory 120 as the fourth instructions INS4.
For another example, the instructions may be included in the system 100, with the instructions stored in random access memory 120 as the fourth instructions INS4. In this case, the random access memory 120 may include a nonvolatile random access memory such as a phase-change random access memory, a ferroelectric random access memory, a magnetic random access memory, or a resistive random access memory.
The embedded storage device 150 storing the second instructions INS2, the external storage device 160 storing the third instructions INS3, or the random access memory 120 storing the fourth instructions INS4 may be a non-transitory computer-readable storage medium that stores instructions for the simulation of the printed circuit board 11.
A way to provide layout data of the printed circuit board 11 may be the same as the way to provide the instructions. For example, layout data may be received through the modem 130 as first layout data LD1, may be provided to the embedded storage device 150 as second layout data LD2, may be stored in the external storage device 160 as third layout data LD3, or may be provided to the random access memory 120 as fourth layout data LD4.
FIG. 3 illustrates an example of a method of performing simulation of the printed circuit board 11 of the system 100 of FIG. 2, according to an embodiment. Referring to FIGS. 1 to 3, the processor 110 of the system 100 may start simulation by executing the fourth instructions INS4 stored in the random access memory 120, or by loading a group of instructions of the first to third instructions INS1 to INS3 as the fourth instructions INS4 onto the random access memory 120 and executing the fourth instructions INS4 thus loaded.
Also, the processor 110 of the system 100 may start simulation by reading the fourth layout data LD4 stored in the random access memory 120, or by loading one layout data of the first to third layout data LD1 to LD3 as the fourth layout data LD4 onto the random access memory 120 and executing the fourth layout data LD4 thus loaded. The fourth layout data LD4 may indicate a structure of the printed circuit board 11.
FIG. 4 illustrates an example of a layout of the printed circuit board 11. For example, in the printed circuit board 11 of FIG. 1, a partial layout of a surface (e.g., a top surface) that is in contact with the first internal solder balls 13 a is illustrated in FIG. 4. A first direction “x”, a second direction “y”, and a third direction “z” are together illustrated in FIG. 4. The third direction “z” may be a direction facing outwards from the top surface illustrated in FIG. 4 at a right angle.
Referring to FIG. 4, a first area A1 may include a copper Cu, and second areas A2 may include solder registers SR. Top surfaces of the second areas A2 may be higher than a top surface of the first area A1. The solder registers SR of the second areas A2 may prevent materials of solder balls from rolling down when the solder balls are attached to the copper Cu of the first area A1.
Returning to FIGS. 2 and 3, in operation S110, the processor 110 of the system 100 may divide a layout of the printed circuit board 11 into elements. FIG. 5 illustrates an example in which a layout of the printed circuit board 11 is divided into elements.
Referring to FIG. 5, lines may be drawn along the first direction “x”, the second direction “y”, and the third direction “z”, which are perpendicular to each other. First lines of the first direction “x” may be parallel to each other. Second lines of the second direction “y” may be parallel to each other. Third lines of the third direction “z” may be parallel to each other. The first lines, the second lines, and the third lines may be perpendicular to each other. Areas that are defined by the first lines, the second lines, and the third lines may be selected as elements. In FIG. 5, the first through third lines are shown as dashed lines. However, this is only an example.
Because the top surface is viewed two-dimensionally in FIG. 5, the third lines of the third direction “z” are not illustrated. FIG. 6 illustrates an example in which one element is defined by the first lines of the first direction “x”, the second lines of the second direction “y”, and the third lines of the third direction “z”.
Referring to FIGS. 5 and 6, an element that is defined by lines of the first direction “x”, the second direction “y”, and the third direction “z” may be a hexahedron. In some embodiments, the elements may have the same size (e.g., the area or a volume). The first lines of the first direction “x” may be arranged at regular intervals. The second lines of the second direction “y” may be arranged at regular intervals. The third lines of the third direction “z” may be arranged at regular intervals.
In some embodiments, an interval of the first lines of the first direction “x”, an interval of the second lines of the second direction “y”, and an interval of the third lines of the third direction “z” may be the same. That is, each element may be a cube.
Returning to FIGS. 2 and 3, in operation S120, the processor 110 of the system 100 may detect first elements including materials of at least two of the elements of the layout of the printed circuit board 11. In operation S130, the processor 110 of the system 100 may calculate anisotropic attributes of the first elements and may assign the calculated anisotropic attributes to the first elements, respectively.
In operation S140, the processor 110 of the system 100 may detect second elements including a material of at least one of the elements of the layout of the printed circuit board 11. In operation S150, the processor 110 of the system 100 may calculate isotropic attributes of the second elements and may assign the calculated isotropic attributes to the second elements, respectively.
FIG. 7 illustrates an example in which first elements and second elements are detected from elements of a layout of the printed circuit board 11. Referring to FIG. 7, a solder register SR and a copper Cu are included in the first elements. As described with reference to FIG. 6, when a top surface of each element and the interior of each element of a hexahedral shape include two or more materials, a corresponding element may be included in the first elements. That is, the first elements may be, for example, heterogeneous elements.
The interior of each of 2a-th elements is filled with dots. For example, the 2a-th elements may include a single material of the solder register SR. As described with reference to FIG. 6, when a top surface of each element and the interior of each element of a hexahedral shape include a single material of the solder register SR, a corresponding element may be included in the 2a-th elements. That is, the second elements may be, for example, homogeneous elements.
The interior of each of 2b-th elements is filled with diagonal lines. For example, the 2b-th elements may include a single material of the copper Cu. As described with reference to FIG. 6, when a top surface of each element and the interior of each element of a hexahedral shape include a single material of the copper Cu, a corresponding element may be included in the 2b-th elements. That is, the second elements may be, for example, homogeneous elements.
Returning to FIGS. 2 and 3, in operation S160, the processor 110 of the system 100 may calculate the warpage of the printed circuit board 11 based on attributes of the first and second elements, that is, the anisotropic attributes and the isotropic attributes.
Afterwards, the processor 110 of the system 100 may provide information of the calculated warpage to the user through the user interface 170. Alternatively, the processor 110 of the system 100 may store the information of the calculated warpage in the random access memory 120, the embedded storage device 150, and/or the external storage device 160 and/or may transmit the information of the calculated warpage to an external device through the modem 130.
For another example, the processor 110 of the system 100 may compare the degree of the calculated warpage with a threshold warpage value. The processor 110 of the system 100 may determine the suitability of the layout of the printed circuit board 11, based on a result of the comparison. For example, when the degree of the warpage is not smaller than or is equal to the threshold warpage value, the processor 110 of the system 100 may determine that the layout of the printed circuit board 11 is warped and thus unsuitable.
When the degree of the warpage is smaller than the threshold value, the processor 110 of the system 100 may determine that the layout of the printed circuit board 11 is not warped and thus is suitable. The processor 110 of the system 100 may provide a determination result of the suitability to the user through the user interface 170. Alternatively, the processor 110 of the system 100 may store the determination result of the suitability in the random access memory 120, the embedded storage device 150, and/or the external storage device 160 and/or may transmit the determination result of the suitability to an external device through the modem 130.
FIG. 8 is a flowchart illustrating an example of calculating anisotropic attributes from first elements, according to an embodiment. Referring to FIGS. 2, 7, and 8, arrangements of internal materials of the first elements are different from each other. Accordingly, the processor 110 of the system 100 may calculate physical properties for two or more directions of each of the first elements.
In operation S210, the processor 110 of the system 100 may calculate tensile moduli according to at least three directions of each of the first elements. The at least three directions may include the first direction “x”, the second direction “y”, and the third direction “z”.
FIG. 9 illustrates an example of calculating first, second, and third tensile moduli Ex, Ey, and Ez according to the first, second, and third directions “x”, “y”, and “z”. In an embodiment, an example of calculating the first tensile modulus Ex according to the first direction “x” is illustrated in FIG. 9 Referring to FIG. 9, the first tensile modulus Ex according to the first direction “x” is calculated with regard to a sample element SE of the first elements.
Upon pulling the sample element SE in the first direction “x” or an opposite direction to the first direction “x”, the ability that the sample element SE resists without being stretched in the first direction “x” may be calculated as the first tensile modulus Ex. For example, a unit of the first tensile modulus Ex may be pascal (Pa) or a product of a weight and a force per unit area.
Like the first tensile modulus Ex, the second tensile modulus Ey may be calculated for the process of pulling the sample element SE in the second direction “y” or an opposite direction to the second direction “y”. Like the first tensile modulus Ex, the third tensile modulus Ez may be calculated for the process of pulling the sample element SE in the third direction “z” or an opposite direction to the third direction “z”.
As illustrated in FIG. 7, arrangements of materials included in each of the first elements may be different from each other. Accordingly, calculations of the first, second, and third tensile moduli Ex, Ey, and Ez may be performed on each of the first elements. Because tensile moduli are calculated with respect to different directions of each of the first elements, the accuracy of simulation is improved.
As illustrated in FIG. 7, the 2a-th elements include a single material. Accordingly, as a portion of the process of calculating isotropic attributes of the 2a-th elements as described in operation S150 of FIG. 3, the processor 110 of the system 100 may calculate a tensile modulus of one direction (e.g., one of the first, second, and third directions “x”, “y”, and “z”) with regard to one element of the 2a-th elements.
Because the 2a-elements are homogeneous elements, as a portion of the process of assigning isotropic attributes of the 2a-th elements as described in operation S150 of FIG. 3, the processor 110 of the system 100 may assign the calculated tensile modulus to the first, second, and third tensile moduli Ex, Ey, and Ez of the first, second, and third directions “x”, “y”, and “z” of each of the 2a-th elements. Accordingly, the amount of operations of the system 100 and the processor 110 decreases, and resources are saved.
Likewise the 2a-th elements, one tensile modulus may be calculated from one of the 2b-th elements, and the one tensile modulus thus calculated may be used as the first, second, and third tensile moduli Ex, Ey, and Ez of each of the 2b-th elements.
FIG. 10 illustrates an example of calculating first, second, and third Poisson ratios μxy, μyz, and μxz according to the first, second, and third directions “x”, “y”, and “z”. In an embodiment, an example of calculating the first Poisson ratio μxy according to the first direction “x” and the second direction “y” is illustrated in FIG. 10. Referring to FIG. 10, the first Poisson ratio μxy according to the first direction “x” and the second direction “y” is calculated with regard to the sample element SE of the first elements.
Upon pulling the sample element SE in the first direction “x” or an opposite direction to the first direction “x”, a ratio of a first length L1, by which the sample element SE is stretched in the first direction “x”, and a second length L2, by which the sample element SE is contracted in the second direction “y”, may be calculated as the first Poisson ratio μxy. For example, the first Poisson ratio μxy may be a ratio of the second length L2 to the first length L1 or a ratio of the first length L1 to the second length L2.
Like the first Poisson ratio μxy, the second Poisson ratio μyz may be calculated for the process of pulling the sample element SE in the second direction “y” or an opposite direction to the second direction “y”. A ratio of a length, by which the sample element SE is stretched in the second direction “y”, and a length, by which the sample element SE is contracted in the third direction “z”, may be calculated as the second Poisson ratio μyz.
Like the first Poisson ratio μxy, the third Poisson ratio μxz may be calculated for the process of pulling the sample element SE in the first direction “x” or an opposite direction to the first direction “x”. A ratio of a length, by which the sample element SE is stretched in the first direction “x”, and a length, by which the sample element SE is contracted in the third direction “z”, may be calculated as the third Poisson ratio μxz.
As illustrated in FIG. 7, arrangements of materials respectively included in the first elements may be different from each other. Accordingly, calculations of the first, second, and third Poisson ratios μxy, μyz, and μxz may be performed on each of the first elements. Because the first, second, and third Poisson ratios μxy, μyz, and μxz are calculated with respect to different directions of each of the first elements, the accuracy of simulation is improved.
As illustrated in FIG. 7, the 2a-th elements include a single material. Accordingly, as a portion of the process of calculating isotropic attributes of the 2a-th elements as described in operation S150 of FIG. 3, the processor 110 of the system 100 may calculate a Poisson ratio (e.g., μxy, μyz, or μxz) of two directions with regard to one element of the 2a-th elements.
Because the 2a-th elements are homogeneous elements, as a portion of the process of assigning isotropic attributes of the 2a-th elements as described in operation S150 of FIG. 3, the processor 110 of the system 100 may assign the calculated Poisson ratio to the first, second, and third Poisson ratios μxy, μyz, and μxz of each of the 2a-th elements. Accordingly, the amount of operations of the system 100 and the processor 110 decreases, and resources are saved.
Likewise the 2a-th elements, one Poisson ratio may be calculated from one of the 2b-th elements, and the one Poisson ratio thus calculated may be used as the first, second, and third Poisson ratios μxy, μyz, and μxz of each of the 2b-th elements.
FIG. 11 illustrates an example of calculating first, second, and third shear moduli Gxy, Gyz, and Gxz according to the first, second, and third directions “x”, “y”, and “z”. In an embodiment, an example of calculating the first shear modulus Gxy according to the first direction “x” and the second direction “y” is illustrated in FIG. 11. Referring to FIG. 11, the first shear modulus Gxy according to the first direction “x” and the second direction “y” is calculated with regard to the sample element SE of the first elements.
A top surface TS and a bottom surface BS of the sample element SE may be selected with respect to a plane defined by the first direction “x” and the second direction “y”. In the top surface TS of the sample element SE, a force may be applied in the first direction “x”, the second direction “y”, or in a direction between the first direction “x” and the second direction “y”. In the bottom surface BS of the sample element SE, the same force may be applied in an opposite direction of the force applied to the top surface TS. In this case, the ability that the sample element resists without deformation may be calculated as the first shear modulus Gxy. For example, a unit of the first shear modulus Gxy may be pascal (Pa) or a product of a weight and a force per unit area.
Like the first shear modulus Gxy, the second shear modulus Gyz of the second direction “y” and the third direction “z” may be calculated. A top surface and a bottom surface of the sample element SE may be selected with respect to a plane defined by the second direction “y” and the third direction “z”. The ability that the sample element resists without deformation upon applying forces of opposite directions to the top surface and the bottom surface may be calculated as the second shear modulus Gyz.
Like the first shear modulus Gxy, the third shear modulus Gxz of the first direction “x” and the third direction “z” may be calculated. A top surface and a bottom surface of the sample element SE may be selected with respect to a plane defined by the first direction “x” and the third direction “z”. The ability that the sample element resists without deformation upon applying forces of opposite directions to the top surface and the bottom surface may be calculated as the third shear modulus Gxz.
As illustrated in FIG. 7, arrangements of materials respectively included in the first elements may be different from each other. Accordingly, calculations of the first, second, and third shear moduli Gxy, Gyz, and Gxz may be performed on each of the first elements. Because shear moduli are calculated with respect to different directions of each of the first elements, the accuracy of simulation is improved.
As illustrated in FIG. 7, the 2a-th elements include a single material. Accordingly, as a portion of the process of calculating isotropic attributes of the 2a-th elements as described in operation S150 of FIG. 3, the processor 110 of the system 100 may calculate a shear modulus (e.g., Gxy, Gyz, or Gxz) of two directions with regard to one element of the 2a-th elements.
Because the 2a-th elements are homogeneous elements, as a portion of the process of assigning isotropic attributes of the 2a-th elements as described in operation S150 of FIG. 3, the processor 110 of the system 100 may assign the calculated shear modulus to the first, second, and third shear moduli Gxy, Gyz, and Gxz of each of the 2a-th elements. Accordingly, the amount of operations of the system 100 and the processor 110 decreases, and resources are saved.
Likewise the 2a-th elements, one shear modulus may be calculated from one of the 2b-th elements, and the one shear modulus thus calculated may be used as the first, second, and third shear moduli Gxy, Gyz, and Gxz of each of the 2b-th elements. [98] FIG. 12 illustrates an example of calculating first, second, and third thermal expansion coefficients αx, αy, and αz according to the first, second, and third directions “x”, “y”, and “z”. In an embodiment, an example of calculating the first thermal expansion coefficient αx according to the first direction “x” is illustrated in FIG. 12. Referring to FIG. 12, the first thermal expansion coefficient αx according to the first direction “x” is calculated with regard to a sample element SE of the first elements.
When a temperature of the sample element SE increases from an initial temperature by 1 degree, a ratio of a third length L3 and a fourth length L4, by which the sample element SE expands in the first direction “x”, and an original length of the sample element in the first direction “x” may be calculated as the first thermal expansion coefficient αx. For example, the first thermal expansion coefficient αx may be a ratio of the third length L3 and the fourth length L4 to the original length of the sample element SE in the first direction “x” or a ratio of the original length of the sample element SE in the first direction “x” to the third length L3 and the fourth length L4.
Likewise the first thermal expansion coefficient αx, the degree to which the sample element SE expands in the second direction “y” when a temperature of the sample element SE increases 1 degree may be calculated as the second thermal expansion coefficient αy. Also, the degree to which the sample element SE expands in the third direction “z” when a temperature of the sample element SE increases 1 degree may be calculated as the third thermal expansion coefficient αz.
As illustrated in FIG. 7, arrangements of materials respectively included in the first elements may be different from each other. Accordingly, calculations of the first, second, and third thermal expansion coefficients αx, αy, and αz may be performed on each of the first elements. Because the first, second, and third thermal expansion coefficients αx, αy, and αz are calculated with respect to different directions of each of the first elements, the accuracy of simulation is improved.
As illustrated in FIG. 7, the 2a-th elements include a single material. Accordingly, as a portion of the process of calculating isotropic attributes of the 2a-th elements as described in operation S150 of FIG. 3, the processor 110 of the system 100 may calculate a thermal expansion coefficient (e.g., αx, αy, or αz) of one direction with regard to one element of the 2a-th elements.
Because the 2a-th elements are homogeneous elements, as a portion of the process of assigning isotropic attributes of the 2a-th elements as described in operation S150 of FIG. 3, the processor 110 of the system 100 may assign the calculated thermal expansion coefficient to the first, second, and third thermal expansion coefficients αx, αy, and αz of each of the 2a-th elements. Accordingly, the amount of operations of the system 100 and the processor 110 decreases, and resources are saved.
Likewise the 2a-th elements, one thermal expansion coefficient may be calculated from one of the 2b-th elements, and the one thermal expansion coefficient thus calculated may be used as the first, second, and third thermal expansion coefficients αx, αy, and αz of each of the 2b-th elements.
FIG. 13 illustrates an example in which physical properties are calculated with regard to elements of a layout of the printed circuit board 11. Referring to FIG. 13, anisotropic attributes may be calculated with respect to each of the first elements. Physical properties that are calculated as anisotropic attributes include the first, second, and third tensile moduli Ex, Ey, and Ez, the first, second, and third Poisson ratios μxy, μyz, and μxz, the first, second, and third shear moduli Gxy, Gyz, and Gxz, and the first, second, and third thermal expansion coefficients αx, αy, and αz.
Isotropic attributes may be calculated with respect to each of the 2a-th elements and the 2b-th elements. Physical properties that are calculated as isotropic attributes includes one tensile modulus “E”, one Poisson ratio “μ”, one shear modulus “G”, and one thermal expansion coefficient “α”.
According to embodiments of the inventive concept, in the case of homogeneous elements, as the amount of operations for a homogeneous element including one material is reduced, the amount of operations for simulation of the printed circuit board 11, computing resources used to perform the operations, and a time used to perform the operations decreases. Also, according to embodiments of the inventive concept, in the case of heterogeneous elements, as an operation is focused on a heterogeneous element including two or more materials, the accuracy of simulation of the printed circuit board 11 is improved.
In particular, according to embodiments of the inventive concept, as the size of an element decreases, the accuracy of simulation is improved. Also, as the size of an element decreases, a ratio of isotropic elements to the total number of elements increases, and a ratio of anisotropic elements to the total number of elements decreases. Accordingly, compared to the degree to which the accuracy increases, the degree to which the amount of operations, a computing resources used, or a simulation time increases is not great.
As described above, components of the system 100 and a method performed in the system 100 are described by using the terms “first”, “second”, “third”, and the like. However, the terms “first”, “second”, “third”, and the like may be used to distinguish components from each other and do not limit the inventive concept. For example, the terms “first”, “second”, “third”, and the like do not involve an order or a numerical meaning of any form.
In the above embodiments, components according to embodiments of the inventive concept are described by using blocks. The blocks may be implemented with various hardware devices, such as an integrated circuit, an application specific IC (ASCI), a field programmable gate array (FPGA), and a complex programmable logic device (CPLD), firmware driven in hardware devices, software such as an application, or a combination of a hardware device and software. Also, the blocks may include circuits or intellectual property (IP) implemented with semiconductor elements in an integrated circuit.
According to the inventive concept, simulation of a printed circuit board is performed by calculating anisotropic attributes with regard to elements including two or more materials and is performed by calculating isotropic attributes with regard to elements including a single material. Accordingly, a computer-implemented method and a processor-implemented system, which perform simulation of a printed circuit board with improved accuracy or by using reduced resources, and a non-transitory computer-readable storage medium storing instructions for simulation of the printed circuit board are provided.
While the inventive concept has been described with reference to exemplary embodiments thereof, it will be apparent to those of ordinary skill in the art that various changes and modifications may be made thereto without departing from the spirit and scope of the inventive concept as set forth in the following claims.

Claims (20)

What is claimed is:
1. A computer-implemented method for a simulation of a printed circuit board, the method comprising:
dividing a layout of the printed circuit board into elements having the same size;
detecting first elements that have at least two materials from the elements;
calculating anisotropic attributes of the first elements and assigning the anisotropic attributes to each of the first elements; and
calculating a warpage of the printed circuit board based on the anisotropic attributes of the first elements,
wherein the anisotropic attributes depend on physical properties according to directions of the first elements on the layout.
2. The method of claim 1, further comprising:
detecting second elements that have a single material from the elements; and
calculating isotropic attributes of the second elements and assigning the isotropic attributes to each of the second elements,
wherein the calculating of the warpage of the printed circuit board includes:
calculating the warpage based on the anisotropic attributes of the first elements and the isotropic attributes of the second elements.
3. The method of claim 2, wherein the calculating of the isotropic attributes includes:
calculating a physical property of one element of the second elements with regard to only one direction on the layout; and
applying the physical property associated with the one direction to two or more directions of each of the second elements.
4. The method of claim 1, wherein the dividing of the layout of the printed circuit board into the elements having the same size includes:
applying first lines of a first direction, second lines of a second direction, and third lines of a third direction to the layout, the first direction, the second direction, and the third direction being perpendicular to each other; and
selecting hexahedrons of the layout defined by the first lines, the second lines, and the third lines as the elements.
5. The method of claim 4, wherein the calculating of the anisotropic attributes includes:
calculating first tensile moduli of the first elements in the first direction;
calculating second tensile moduli of the first elements in the second direction; and
calculating third tensile moduli of the first elements in the third direction.
6. The method of claim 4, wherein the calculating of the anisotropic attributes includes:
calculating first Poisson ratios of the second direction respectively upon pulling the first elements in the first direction;
calculating second Poisson ratios of the third direction respectively upon pulling the first elements in the second direction; and
calculating third Poisson ratios of the third direction respectively upon pulling the first elements in the first direction.
7. The method of claim 4, wherein the calculating of the anisotropic attributes includes:
calculating first shear moduli of the first elements respectively with regard to a plane defined by the first direction and the second direction;
calculating second shear moduli of the first elements respectively with regard to a plane defined by the second direction and the third direction; and
calculating third shear moduli of the first elements respectively with regard to a plane defined by the first direction and the third direction.
8. The method of claim 4, wherein the calculating of the anisotropic attributes includes:
calculating first thermal expansion coefficients of the first elements respectively with regard to the first direction;
calculating second thermal expansion coefficients of the first elements respectively with regard to the second direction; and
calculating third thermal expansion coefficients of the first elements respectively with regard to the third direction.
9. The method of claim 1, further comprising:
determining that the printed circuit board is suitable based on the warpage being less than a threshold warpage value.
10. The method of claim 1, wherein the printed circuit board is configured to stack a semiconductor die within a semiconductor package and includes wires electrically connected with the semiconductor die.
11. A processor-implemented system for a simulation of a printed circuit board, comprising:
a processor; and
a non-transitory computer-readable recording medium configured to communicate with the processor and to store instructions that, when executed by the processor, cause the processor to perform operations including:
dividing a layout of the printed circuit board into elements having the same size;
detecting first elements that have at least two materials from the elements;
calculating anisotropic attributes of the first elements and assigning the anisotropic attributes to each of the first elements; and
calculating a warpage of the printed circuit board based on the anisotropic attributes of the first elements, and
wherein the anisotropic attributes depend on directions of the first elements on the layout.
12. The processor-implemented system of claim 11, wherein the operations further include:
detecting second elements that have a single material from the elements; and
calculating isotropic attributes of the second elements and assigning the isotropic attributes to each of the second elements, and
wherein the calculating of the warpage of the printed circuit board includes:
calculating the warpage based on the anisotropic attributes of the first elements and the isotropic attributes of the second elements.
13. The processor-implemented system of claim 12, wherein the dividing of the layout of the printed circuit board into the elements having the same size includes:
applying first lines of a first direction, second lines of a second direction, and third lines of a third direction to the layout, the first direction, the second direction, and the third direction being perpendicular to each other; and
selecting hexahedrons of the layout defined by the first lines, the second lines, and the third lines as the elements.
14. The processor-implemented system of claim 13, wherein the calculating of the isotropic attributes of the second elements includes:
calculating a physical property of one element of the second elements with regard to at least one of the first direction, the second direction, and the third direction.
15. The processor-implemented system of claim 14, wherein the assigning of the isotropic attributes to the second elements includes:
assigning the physical property to physical properties of each of the second elements with regard to the first direction, the second direction, and the third direction.
16. The processor-implemented system of claim 14, wherein the physical property includes at least one of a tensile modulus, a Poisson ratio, a shear modulus, and a thermal expansion coefficient associated with the at least one of the first direction, the second direction, and the third direction.
17. The processor-implemented system of claim 13, wherein the calculating of the isotropic attributes includes:
calculating physical properties of each of the first elements with regard to the first direction, the second direction, and the third direction.
18. The processor-implemented system of claim 11, wherein the operations further include:
determining that the printed circuit board is suitable based on the warpage being less than a threshold warpage value.
19. A non-transitory computer-readable recording medium that stores instructions that, when executed by a processor, the cause the processor to perform operations including:
dividing a layout of the printed circuit board into elements having the same size;
detecting first elements that have at least two materials from the elements;
calculating anisotropic attributes of the first elements and assigning the anisotropic attributes to each of the first elements;
detecting second elements that have a single material from the elements;
calculating isotropic attributes of the second elements and assigning the isotropic attributes to each of the second elements; and
calculating a warpage of the printed circuit board based on the anisotropic attributes of the first elements and the isotropic attributes of the second elements.
20. The non-transitory computer-readable recording medium of claim 19, wherein the calculating of the anisotropic attributes of the first elements includes:
calculating first physical properties according to at least two directions with regard to each of the first elements, and
wherein the calculating of the isotropic attributes of the second elements includes:
calculating second physical properties according to only one direction with regard to one of the second elements.
US16/507,834 2019-01-21 2019-07-10 Computer-implemented method, processor-implemented system, and non-transitory computer-readable storage medium storing instructions for simulation of printed circuit board Active US10699056B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR1020190007539A KR102639895B1 (en) 2019-01-21 2019-01-21 Computer-implemented method, processor-implemented system, and non-transitory computer-readable storage medium storing instructions for simulation of printed circuit board
KR10-2019-0007539 2019-01-21

Publications (2)

Publication Number Publication Date
US10699056B1 true US10699056B1 (en) 2020-06-30
US20200233934A1 US20200233934A1 (en) 2020-07-23

Family

ID=71125192

Family Applications (1)

Application Number Title Priority Date Filing Date
US16/507,834 Active US10699056B1 (en) 2019-01-21 2019-07-10 Computer-implemented method, processor-implemented system, and non-transitory computer-readable storage medium storing instructions for simulation of printed circuit board

Country Status (3)

Country Link
US (1) US10699056B1 (en)
KR (1) KR102639895B1 (en)
CN (1) CN111539180B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN115859895B (en) 2023-03-03 2023-06-27 惠科股份有限公司 PCB segment preshrinking method, device, equipment and computer readable storage medium

Citations (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4820170A (en) * 1984-12-20 1989-04-11 Amp Incorporated Layered elastomeric connector and process for its manufacture
JPH08311420A (en) * 1995-05-24 1996-11-26 Sony Corp Anisotropic conductive film
JP2001076541A (en) * 1999-09-09 2001-03-23 Jsr Corp Anisotropic conductive sheet
US20030137024A1 (en) * 2001-06-08 2003-07-24 Shigeru Moriya Mask and production method therefor and production method for semiconductor device
WO2005050733A1 (en) * 2003-11-19 2005-06-02 Japan Science And Technology Agency Wiring structure for high-frequency wave, method for forming wiring structure for high-frequency wave, and method for shaping high-frequency signal waveform
JP2006252113A (en) 2005-03-10 2006-09-21 Matsushita Electric Ind Co Ltd Method, equipment and program for board analysis, and recording medium recorded with the program
US7139678B2 (en) 2004-08-11 2006-11-21 Fujitsu Limited Method and apparatus for predicting board deformation, and computer product
JP2007081326A (en) 2005-09-16 2007-03-29 Dainippon Screen Mfg Co Ltd Wiring formation system and method of the same
JP3927076B2 (en) 2002-06-05 2007-06-06 株式会社東芝 Substrate warpage analysis method and system, and substrate warpage analysis program
JP4260149B2 (en) 2005-09-16 2009-04-30 パナソニック株式会社 Plate analysis method
US7730444B2 (en) 2005-01-31 2010-06-01 Fujitsu Limited Structural analysis method employing finite element method
JP4618065B2 (en) 2005-09-13 2011-01-26 ソニー株式会社 Wiring pattern design apparatus and method, and program
US8225267B2 (en) 2009-03-17 2012-07-17 Renesas Electronics Corporation Method and apparatus for analyzing structure of complex material layer, and storage medium storing program for causing a computer to execute thereof method
JP5234639B2 (en) 2009-01-31 2013-07-10 株式会社メガトレード Through-hole inspection equipment
US9173296B2 (en) 2012-04-11 2015-10-27 Kabushiki Kaisha Zuken Information processing apparatus, information processing method, program, and board manufacturing system
JP2016081317A (en) 2014-10-17 2016-05-16 富士通株式会社 Structure analysis method, structure analysis device and program
US20160165714A1 (en) * 2014-12-04 2016-06-09 Elite Electronic Material (Zhongshan) Co., Ltd. Multi-layer printed circuit boards with low warpage
US20170295505A1 (en) 2015-12-11 2017-10-12 T-Mobile Usa, Inc. Adjusting cell site parameters using a mapping tool
US20180199455A1 (en) * 2017-01-06 2018-07-12 Microsoft Technology Licensing, Inc. Devices with mounted components

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6731996B1 (en) * 1998-11-18 2004-05-04 Alcan International Limited Method of using isotropic plasticity to model the forming of anisotropic sheet
AU1144600A (en) * 1998-11-18 2000-06-05 Alcan International Limited A method of modeling the forming of anisotropic sheet
JP2006072938A (en) * 2004-09-06 2006-03-16 Matsushita Electric Ind Co Ltd Printed circuit board design method and printed circuit board design apparatus
US7596482B2 (en) * 2006-05-25 2009-09-29 Dell Products L.P. System and method to analyze and determine ampacity risks on PCB interconnections
JP4487271B2 (en) * 2007-07-25 2010-06-23 Tdk株式会社 Collective substrate and manufacturing method thereof
JPWO2009044699A1 (en) * 2007-10-02 2011-02-10 日本電気株式会社 3D substrate warp analysis system, 3D substrate warp analysis device, 3D substrate warp analysis method and program.
JP2012222179A (en) * 2011-04-11 2012-11-12 Shimadzu Corp Print wiring board
KR102258101B1 (en) * 2014-12-05 2021-05-28 삼성전자주식회사 Package on package and mobile computing device having the same
KR102257031B1 (en) * 2015-03-13 2021-05-27 삼성전자주식회사 Method for designing a semiconductor integrated circuit
WO2017001890A1 (en) * 2015-06-29 2017-01-05 Bosch Car Multimedia Portugal, S.A. Method for converting gerber data to finite element model for predicting printed circuit board warpage
KR102236268B1 (en) * 2016-02-01 2021-04-05 한화에어로스페이스 주식회사 Method for Analyzing Structure and Computer Readable Media Recording Program to Execute the Same
US10599046B2 (en) * 2017-06-02 2020-03-24 Samsung Electronics Co., Ltd. Method, a non-transitory computer-readable medium, and/or an apparatus for determining whether to order a mask structure

Patent Citations (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4820170A (en) * 1984-12-20 1989-04-11 Amp Incorporated Layered elastomeric connector and process for its manufacture
JPH08311420A (en) * 1995-05-24 1996-11-26 Sony Corp Anisotropic conductive film
JP2001076541A (en) * 1999-09-09 2001-03-23 Jsr Corp Anisotropic conductive sheet
US20030137024A1 (en) * 2001-06-08 2003-07-24 Shigeru Moriya Mask and production method therefor and production method for semiconductor device
JP3927076B2 (en) 2002-06-05 2007-06-06 株式会社東芝 Substrate warpage analysis method and system, and substrate warpage analysis program
WO2005050733A1 (en) * 2003-11-19 2005-06-02 Japan Science And Technology Agency Wiring structure for high-frequency wave, method for forming wiring structure for high-frequency wave, and method for shaping high-frequency signal waveform
US7139678B2 (en) 2004-08-11 2006-11-21 Fujitsu Limited Method and apparatus for predicting board deformation, and computer product
US7730444B2 (en) 2005-01-31 2010-06-01 Fujitsu Limited Structural analysis method employing finite element method
JP2006252113A (en) 2005-03-10 2006-09-21 Matsushita Electric Ind Co Ltd Method, equipment and program for board analysis, and recording medium recorded with the program
JP4618065B2 (en) 2005-09-13 2011-01-26 ソニー株式会社 Wiring pattern design apparatus and method, and program
JP2007081326A (en) 2005-09-16 2007-03-29 Dainippon Screen Mfg Co Ltd Wiring formation system and method of the same
JP4260149B2 (en) 2005-09-16 2009-04-30 パナソニック株式会社 Plate analysis method
JP5234639B2 (en) 2009-01-31 2013-07-10 株式会社メガトレード Through-hole inspection equipment
US8225267B2 (en) 2009-03-17 2012-07-17 Renesas Electronics Corporation Method and apparatus for analyzing structure of complex material layer, and storage medium storing program for causing a computer to execute thereof method
US9173296B2 (en) 2012-04-11 2015-10-27 Kabushiki Kaisha Zuken Information processing apparatus, information processing method, program, and board manufacturing system
JP2016081317A (en) 2014-10-17 2016-05-16 富士通株式会社 Structure analysis method, structure analysis device and program
US20160165714A1 (en) * 2014-12-04 2016-06-09 Elite Electronic Material (Zhongshan) Co., Ltd. Multi-layer printed circuit boards with low warpage
US20170295505A1 (en) 2015-12-11 2017-10-12 T-Mobile Usa, Inc. Adjusting cell site parameters using a mapping tool
US20180199455A1 (en) * 2017-01-06 2018-07-12 Microsoft Technology Licensing, Inc. Devices with mounted components

Also Published As

Publication number Publication date
US20200233934A1 (en) 2020-07-23
CN111539180B (en) 2023-11-24
CN111539180A (en) 2020-08-14
KR20200090469A (en) 2020-07-29
KR102639895B1 (en) 2024-02-23

Similar Documents

Publication Publication Date Title
US20220129382A1 (en) Memory Circuit and Cache Circuit Configuration
US9768129B2 (en) Semiconductor device including three-dimensional crack detection structure
US20180284186A1 (en) Multi-chip package with selection logic and debug ports for testing inter-chip communications
KR101182988B1 (en) Universal inter-layer interconnect for multi-layer semiconductor stacks
TWI606355B (en) System and method for designing semiconductor package using computing system, apparatus for fabricating semiconductor package including the system, and semiconductor package designed by the method
CN105447221B (en) Method for designing layout of semiconductor device
Chang et al. Ultra high density IO fan-out design optimization with signal integrity and power integrity
CN110265383B (en) Semiconductor die and semiconductor device including the same
US8940557B2 (en) Method of fabricating wafer level package
KR20190072404A (en) Hbm based memory lookup engine for deep learning accelerator
KR102207562B1 (en) Stacked semiconductor apparatus and semiconductor system capable of inputting signals through various paths
Lall et al. Peridynamic-models using finite elements for shock and vibration reliability of leadfree electronics
US10411709B1 (en) Circuit arrangements and methods for dividing a three-dimensional input feature map
US10699056B1 (en) Computer-implemented method, processor-implemented system, and non-transitory computer-readable storage medium storing instructions for simulation of printed circuit board
CN106815177A (en) Semiconductor device with multiple row
KR20180011096A (en) System and method for determining concurrent execution arguments for dispatch sizes of parallel processor kernels
Rencz Thermal issues in stacked die packages
Pan et al. Partial Underfill Impact Study on Solder Joint Reliability in Smartphone Application
US9570120B2 (en) Memory device and operation method thereof
US20230041877A1 (en) Material evaluation device, material evaluation method, and storage medium
Che et al. Investigation on Underfill Properties Effect on Board Level Solder Joint Reliability for SiP Package
Lall et al. Model for prediction of package-on-package warpage and the effect of process and material parameters
Gallois-Garreignot et al. Chip package interactions: package effects on copper pillar bump induced BEoL delaminations & associated numerical developments
US20170098477A1 (en) Semiconductor devices
Jeong et al. Effect of mounting fixture on the drop reliability of solid state drive

Legal Events

Date Code Title Description
AS Assignment

Owner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KIM, YOUNGBAE;OH, KYUNG SUK;SIGNING DATES FROM 20190604 TO 20190607;REEL/FRAME:049717/0055

FEPP Fee payment procedure

Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCF Information on status: patent grant

Free format text: PATENTED CASE

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 4