US10276482B2 - Method for reinforcing conductor tracks of a circuit board - Google Patents

Method for reinforcing conductor tracks of a circuit board Download PDF

Info

Publication number
US10276482B2
US10276482B2 US15/504,572 US201515504572A US10276482B2 US 10276482 B2 US10276482 B2 US 10276482B2 US 201515504572 A US201515504572 A US 201515504572A US 10276482 B2 US10276482 B2 US 10276482B2
Authority
US
United States
Prior art keywords
layer
connection layer
carrier
predefined
electrically conductive
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related, expires
Application number
US15/504,572
Other languages
English (en)
Other versions
US20170236777A1 (en
Inventor
Detlev Bagung
Thomas Riepl
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Vitesco Technologies GmbH
Original Assignee
Continental Automotive GmbH
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Continental Automotive GmbH filed Critical Continental Automotive GmbH
Assigned to CONTINENTAL AUTOMOTIVE GMBH reassignment CONTINENTAL AUTOMOTIVE GMBH ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: BAGUNG, DETLEV, RIEPL, THOMAS
Publication of US20170236777A1 publication Critical patent/US20170236777A1/en
Application granted granted Critical
Publication of US10276482B2 publication Critical patent/US10276482B2/en
Assigned to Vitesco Technologies GmbH reassignment Vitesco Technologies GmbH ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CONTINENTAL AUTOMOTIVE GMBH
Expired - Fee Related legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49822—Multilayer substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/4857—Multilayer substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/367—Cooling facilitated by shape of device
    • H01L23/3675—Cooling facilitated by shape of device characterised by the shape of the housing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49838—Geometry or layout
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/4985—Flexible insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49861—Lead-frames fixed on or encapsulated in insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49866—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers characterised by the materials
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/22—Secondary treatment of printed circuits
    • H05K3/24—Reinforcing the conductive pattern
    • H05K3/245—Reinforcing conductive patterns made by printing techniques or by other techniques for applying conductive pastes, inks or powders; Reinforcing other conductive patterns by such techniques
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45147—Copper (Cu) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00012—Relevant to the scope of the group, the symbol of which is combined with the symbol of this group
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/09—Treatments involving charged particles
    • H05K2203/095—Plasma, e.g. for treating a substrate to improve adhesion with a conductor or for cleaning holes
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/13—Moulding and encapsulation; Deposition techniques; Protective layers
    • H05K2203/1333—Deposition techniques, e.g. coating
    • H05K2203/1344—Spraying small metal particles or droplets of molten metal
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155—Manufacturing circuit on or in base

Definitions

  • the invention relates to a circuit carrier for electronic components and a method for producing same.
  • the circuit carrier comprises a carrier material layer composed of an electrically insulating material having a first surface and a second surface, wherein the second surface is arranged parallel to the first surface.
  • the circuit carrier comprises at least one connection layer which is applied at least on the first and/or the second surface of the carrier material layer and has in each case a predefined layer thickness, wherein each connection layer comprises a number of electrically conductive connections having a predefined conductor track width.
  • a circuit carrier in the present case is also referred to as a circuit board.
  • Circuit boards are carriers for electronic components. They serve for the mechanical fixing and connection of the electronic components.
  • a circuit board consists of electrically insulating material with conductive connections, the so-called conductor tracks, adhering thereto. Fiber-reinforced plastic is customary as insulating material.
  • the conductor tracks are usually etched from a thin layer of copper. The components are soldered on soldering pads, or in soldering lands.
  • circuit boards There are a multiplicity of different types of circuit boards.
  • Single-sided and double-sided circuit boards are known, for example, in which electrically conductive materials are applied either only on one surface or on the two opposite surfaces of the circuit boards.
  • multilayered circuit boards also referred to by the person skilled in the art as multilayer circuit boards, conductor trace structures are arranged in a plurality of layers both on and internally in the circuit board.
  • Single-sided and double-sided circuit boards with plated-through holes are typically produced photochemically.
  • the conductor tracks are generally produced photolithographically by a thin layer of light-sensitive photoresist being applied on the surface of the initially completely metalized circuit board. After the exposure of the photoresist through a mask with the desired layout of the conductor trace structure, depending on the photoresist used, either the exposed or the unexposed portions of the resist are soluble in an appropriate developer solution and are removed. If the circuit board treated in this way is introduced into a suitable etching solution, then only the uncovered part of the metalized surface is attacked. The portions covered by the photoresist are preserved because the resist is resistant to the etching solution.
  • the copper layers can be electrolytically reinforced after the etching in order to obtain the desired layer thickness.
  • metallic protective and contact layers composed of tin, nickel or gold can be applied electrolytically on partial areas or the entire copper area.
  • a soldering resist is then applied which covers the conductor tracks and leaves free only the soldering locations.
  • prepreg denotes a semifinished product consisting of continuous fibers and an uncured thermosetting plastic matrix or a thermosetting plastic fiber-matrix semifinished product such as BMC (Bulk Molding Compound) or SMC (Sheet Molding Compound) containing, instead of continuous fiber fabric, shorter fiber shreds—generally having a length of 50 mm or less—as fiber portion.
  • BMC Bulk Molding Compound
  • SMC Sheet Molding Compound
  • connection layers between the layers are effected by means of so-called plated-through holes.
  • copper wires can be applied on a copper film and then be pressed with a second film to form a core.
  • the copper wires applied on the copper film it is also possible for the copper wires applied on the copper film to be embedded internally in the circuit board.
  • a method for producing a circuit carrier for electronic components is specified.
  • a circuit carrier for electronic components is specified.
  • an electronic control unit comprising the circuit carrier and at least one component fixed on the circuit carrier and electrically contacted by means of the circuit carrier, in particular a power component, is specified.
  • the circuit carrier for electronic components has a carrier material layer composed of an electrically insulating material having a first surface and a second surface, which is arranged parallel to the first surface.
  • the circuit carrier furthermore comprises at least one connection layer which is applied at least on the first and/or the second surface of the carrier material layer and has in each case a predefined layer thickness.
  • the layer thickness corresponds to the height of the conductor tracks realized in the respective connection layer.
  • Each connection layer comprises a number of electrically conductive connections, the so-called conductor tracks, having a predefined conductor track width. In the method, such a carrier material layer with connection layer is provided.
  • connections are reinforced by plasma spraying at least in sections with additional electrically conductive material, as a result of which a conductor track width greater than the predefined conductor track width and/or, preferably, a layer thickness greater than the predefined layer thickness are/is provided.
  • Plasma spraying here comprises, in particular, applying the additional material by a plasma jet being generated by means of a plasma torch and the additional material being injected into the plasma jet as powder.
  • the grains of the powder are incipiently melted or melted by the plasma jet and applied on the carrier material layer and/or the connection layer by spin coating.
  • the surface on which the additional material is applied can be cleaned by means of the plasma jet.
  • the increase in the thickness for increasing the current-carrying capacity is applied by means of a plasma coating, the plasma spraying.
  • This is a process in which conductive material is applied on a conventionally manufactured circuit carrier during or after the end of the production thereof.
  • it is possible to realize an increase in the current-carrying capacity on the connection layers arranged on the outer surfaces of the circuit carrier by means of a partial increase in the layer thickness of the electrically conductive connections.
  • plasma spraying advantageously makes it possible to realize conductor structures that are less coarse in conjunction with increased layer thickness (occasionally also referred to as “thick copper”).
  • the production of a connection layer with fine conductor structures, which are required for the connection of logic circuits, and also of connections with high current-carrying capacity for power circuits can thus be realized particularly simply.
  • the thick-copper conduction structures need not be realized over the entire area of the circuit board, such that, for example, problems in the routing of a circuit board having both power components and logic components are avoided and more efficient production is achievable.
  • laser spraying has a small number of process steps, such that the production of the circuit board is particularly cost-saving.
  • the carrier material layer composed of the electrically insulating material and the connection layer or connection layers applied at least on the surface or surfaces of the carrier material layer can be provided as a semifinished product, for example as a prepreg provided with the connection layer.
  • a semifinished product may also be a standard circuit board—in particular a printed circuit board (PCB)—which has electrically conductive connections for the realization of logic circuits.
  • PCB printed circuit board
  • the layer thickness of a connection layer is generally between 30 ⁇ m and 35 ⁇ m.
  • the conductor track width is generally 100 ⁇ m.
  • electrically conductive connections having a very much greater layer thickness and/or conductor track width are required for the realization of a power circuit. Since, for the joint realization of a power and logic circuit, the area required for the power portion is very much smaller than that required for the logic portion, it suffices to provide only a small portion of the electrically conductive connections with corresponding current-carrying capacity.
  • this is effected by selectively applying additional electrically conductive material, in particular on the semifinished product described above.
  • additional electrically conductive material of at least some of the electrically conductive connections is produced by plasma spraying.
  • the production of the electrically conductive connection with increased current-carrying capacity separately from the production of the conventional circuit carrier results in a high flexibility in the production of the circuit carrier. At the same time, such a circuit carrier can be provided with comparatively low costs. Since it is possible to produce the electrically conductive connections with increased current-carrying capacity by computer-aided control of a plasma spraying apparatus, both large and small numbers of items can be provided cost-effectively.
  • the proposed circuit carrier resolves the conflict of aims that arises as a result of the process for the production of the standard circuit board provided as semifinished product comprising carrier material layer and connection layer applied at least on the first and/or the second surface of the carrier material layer and the production of conductor tracks with high current-carrying capacity.
  • At least one further connection layer having a predefined layer thickness is arranged internally in the carrier material layer, wherein the further connection layer occupies an area region of the circuit carrier, wherein the area region is arranged below the component—in particular the power component—in a direction orthogonally with respect to the first or second surface, and the area region is reinforced by plasma spraying at least in sections with additional electrically conductive material, as a result of which a layer thickness greater than the predefined layer thickness is provided.
  • a further connection layer is carried out during the production of the circuit carrier, which is then embodied as a multilayer circuit board.
  • a first ply composed of the electrically insulating material is provided, said first ply being provided with the further connection layer, and a second ply composed of the electrically insulating material is provided.
  • the further connection layer is reinforced at least in sections by means of plasma spraying with the additional electrically conductive material or a further electrically conductive material, wherein the additional or further electrically conductive material can also extend laterally from the further connection layer on or above the electrically insulating material.
  • the first and second plies are subsequently joined together in order to produce the carrier material layer, such that the further connection layer including the reinforcement between the first and second plies is arranged internally in the carrier material layer.
  • the connection layer can be applied on the first and/or second ply or on a further ply of the carrier material layer.
  • the at least one connection layer and/or the at least one further connection layer can be formed from a first electrically conductive material, in particular metal.
  • the additional and/or further material can be formed from a second electrically conductive material, wherein the first material corresponds to the second material or is different than the latter. Copper is usually used as first conductive material.
  • the second material can be copper, aluminum or bronze, for example.
  • the second electrically conductive material has ductile properties, that is to say if the layer composed of the additional material is pliable.
  • the carrier material layer has a circuit board section in which the thickness of the electrically insulating material is reduced, such that the circuit board section is semiflexible.
  • the reinforcement of the connection layer and/or of the further connection layer is then effected at least in the region of this circuit board section with a ductile metallic material as additional or further material, such that the semi flexibility of the circuit board section is maintained.
  • the reinforcement of electrically conductive connections with additional material in the region of flexible sections of a circuit carrier can be carried out before the bending in this way.
  • the predefined layer thickness of the connection layer and/or of the further connection layer is, for example, 50 ⁇ m or less and, in particular, 10 ⁇ m or more; typically it is between 30 ⁇ m and 35 ⁇ m, inclusive of the limits. It is expedient if the thickness of the additional material is up to 30 times the predefined layer thickness.
  • the additional material for reinforcing the connection layer and/or the further connection layer is applied with a layer thickness of 200 ⁇ m or more; by way of example, the layer thickness is between 200 ⁇ m and 400 ⁇ m, inclusive of the limits.
  • the additional material for reinforcing the connection layer and/or the further connection layer is applied with a layer thickness of between 0.5 mm and 1 mm, inclusive of the limits. Such a layer thickness is particularly advantageous for a conductor track provided for a power circuit.
  • the width of the section reinforced with the additional material is up to 50 times the predefined conductor track width of a non-reinforced section.
  • the structure width of the connection layer and/or of the further connection layer may have for example a conductor track width customary for logic circuits of between 50 ⁇ m and 150 ⁇ m—e.g. of 100 ⁇ m—the width of a connection reinforced, in particular for a power circuit, by means of plasma spraying may be between 2 mm and 3 mm, in each case inclusive of the limits. In principle, even wider conductor tracks can also be produced by means of the plasma spraying method.
  • the additional material can be applied directly on the carrier material layer or a soldering resist. This results in high design freedoms.
  • large-area heat spreading layers can be linked in places to electrically conductive sections of the connection layer. Such a heat spreading layer can be electrically insulated from other electrical connection layers.
  • the additional material can additionally be applied areally on a soldering resist which covers the connection layers arranged on the first and/or second surface.
  • a soldering resist which covers the connection layers arranged on the first and/or second surface.
  • the additional material produces an electrical connection between two contact pads of two connections of the same connection layer, said contact pads originally being electrically insulated from one another.
  • optional connections in the manner of a “jumper” can also be activated after the production of the standard circuit board by means of the plasma spraying process.
  • the sections provided with the additional material may not be covered with a soldering resist. Furthermore, the sections not provided with the additional material may be covered with a soldering resist.
  • a circuit carrier in which, instead of the use of wires or profiles, an increase in the layer thickness of a conductor track is effected by plasma coating.
  • the additionally applied material can be selected virtually freely. No electrolytic process is required.
  • the form and thickness of an electrically conductive connection to be reinforced can be implemented by software and process control, if appropriate in combination with masks, which enables a high flexibility.
  • the additional material deposited by the plasma process can be applied directly on free metal or else on a soldering resist or directly on the material of the carrier material layer.
  • the circuit carrier thus firstly makes it possible to realize large-area heat spreading layers which can also be linked to metallic constituents of one or more connection layers. Secondly, it is possible to realize ground or shielding layers for optimizing the electromagnetic compatibility. This is the case particularly when applying the additional material on the soldering resist applied on the connection layers applied on the surfaces.
  • a further advantage is that when applying the additional material on the soldering resist of the circuit carrier, the additional material can be used as an additional layout plane.
  • the circuit carrier allows the combination of local thick conductor tracks for high current-carrying capacity with fine structures.
  • the circuit carrier may be a deep-milled circuit board in which the additional material is applied in a circuit board section having a reduced number of layers, i.e. in the bending region of a flexible circuit board section connecting two rigid circuit board sections. This is possible particularly with the use of ductile materials for the additional material.
  • FIG. 1 shows a schematic cross-sectional illustration of an electronic component applied on a circuit carrier according to the invention
  • FIGS. 2 a and 2 b show a cross-sectional illustration and a plan view of a conventional circuit carrier
  • FIGS. 3 a and 3 b show a cross-sectional illustration and a plan view of a circuit carrier according to the invention.
  • FIG. 1 shows a schematic cross-sectional illustration of a circuit carrier 10 according to the invention, on which circuit carrier an electronic component 30 is applied by way of example.
  • the circuit carrier 10 in the form of a circuit board has a carrier material layer 11 composed of an electrically insulating material. Glass fiber mats impregnated with epoxy resin (known by the material identifier FR 4 ) can be used as material of the carrier material layer 11 .
  • FR 4 material of the carrier material layer 11
  • the carrier material layer 11 has a first surface 12 facing the component 30 , and a second surface 13 facing a carrier plate 50 of the entire arrangement, said carrier plate serving as a heat sink.
  • a first connection layer 14 is applied on the first surface 12 and a second connection layer 15 is applied on the second surface 13 .
  • a third connection layer 16 and a fourth connection layer 17 are arranged (optionally) internally in the carrier material layer 11 .
  • Each of the connection layers 14 , 15 , 16 , 17 forms a dedicated conductor trace structure having a respectively predefined layer thickness.
  • Each conductor trace structure comprises a number of electrically conductive connections (so-called conductor traces) having a predefined conductor track width. At ends of conductor traces, connection pads or the like can be formed, the width of which deviates from the conductor track width.
  • the conductor traces of respective connection layers 14 , 15 , 16 , 17 can be electrically interconnected among one another by means of so-called plated-through holes 18 (so-called vias).
  • the layer thickness of a respective connection layer 14 , 15 , 16 , 17 is typically between 30 ⁇ m and 35 ⁇ m. The thickness of these layers, also referred to as base copper, may also be smaller or larger in individual cases.
  • the conductor track width of the conductor traces provided for signal transmission is approximately 100 ⁇ m.
  • the circuit carrier 10 constitutes a standard circuit board having a conductor trace structure for a logic circuit which can be manufactured in a production process as known to the person skilled in the art and described in the introduction.
  • both a logic circuit and a power circuit are intended to be realized on such a circuit carrier, then the realization of the power circuit requires electrically conductive connections which have a very much greater layer thickness and/or conductor track width for carrying the high currents required.
  • the area required for the power circuit is usually very much smaller than that required for the logic circuit. Therefore, it suffices to provide only a portion of the electrically conductive connections with corresponding current conductivity.
  • component 30 shown in FIG. 1 is a power component whose connection requires conductor trace structures having greater current conductivity than the conductor trace structures produced in the context of the production of a standard circuit board.
  • the component 30 comprises a semiconductor chip 31 , for example, in a manner known to the person skilled in the art, said semiconductor chip being applied, by means of a solder layer 32 , on a heat sink 33 composed of a material having good thermal conductivity. With its main area facing away from the semiconductor chip, the heat sink 33 is linked to a heat spreading area 21 of the first connection layer 14 by means of a solder or some other layer 40 having good thermal conductivity.
  • the heat spreading area 21 constitutes an area of the first connection layer 14 that corresponds to the area of the heat sink 33 .
  • the task of the heat spreading area 21 is to laterally distribute the heat generated by the semiconductor chip 31 under the heat sink 33 .
  • heat can then be dissipated to the hot plate 50 embodied as a heat sink.
  • the carrier plate 50 is linked to the second surface 13 of the circuit carrier 10 by means of a heat-conducting material 51 .
  • An electrical linking of the semiconductor chip 31 to the conductor trace structure of the first connection layer 14 of the circuit carrier 10 is effected by means of bonding wires 35 , 37 and assigned connection elements 34 , 36 , which are electrically connected by their free ends to assigned connection pads 19 , 20 by means of a respective solder layer 38 , 39 .
  • the semiconductor chip 31 and the bonding wires 35 , 37 and also the heat sink 33 are arranged in a housing 41 , which is generally formed from an injection-molded material.
  • the method according to the invention and the circuit carrier according to the invention are also suitable for differently constructed power components.
  • the power component may be one of the following components: capacitor, coil, power transistor, thyristor.
  • connection pads 19 , 20 , conductor trace structures electrically connected thereto and also the heat spreading area 21 of the circuit carrier are reinforced with additional electrically conductive material.
  • the reinforcement is carried out by plasma spraying, such that a greater layer thickness is obtained in comparison with the predefined layer thickness of the conventionally produced connection layer 14 . This is evident by way of example in FIGS. 2 a , 2 b , 3 a and 3 b.
  • FIGS. 2 a and 2 b show a cross-sectional illustration and a plan view of a conventional circuit carrier 10 , in which the first connection layer, arranged on the first surface 12 , and provided for example for the production of the circuit carrier 10 , is not yet reinforced with additional electrically conductive material.
  • Conductor traces which carry logic signals and are assigned to a logic circuit are identified by the reference sign 22 .
  • the two conductor traces 23 running parallel for example, are assigned to a power circuit (not illustrated in more specific detail).
  • the conductor traces 22 , 23 may have kinks and bends.
  • the invention is not restricted to the rectilinear form chosen merely to simplify the figures.
  • the conductor traces 22 and 23 are of identical height, that is to say that they have the same layer thickness.
  • the conductor traces 23 have a significantly greater width then the conductor traces 22 .
  • FIGS. 3 a and 3 b show a circuit carrier 10 embodied according to the invention.
  • the illustration shows the first connection layer 14 on the first surface 12 of the circuit carrier 10 .
  • the first connection layer 14 once again comprises conductor traces 22 for a logic circuit (not illustrated in more specific detail) and conductor traces 23 for a power circuit (likewise not illustrated in more specific detail) for the shaping of which the explanations above are likewise applicable.
  • the conductor traces 23 for the power circuit are configured such that they are significantly narrower, by way of example. It is evident from the cross-sectional illustration in FIGS. 2 a and 3 a , however, that the cross section required for carrying a corresponding current is realized by applying an additional material 25 on the material 24 of the connection layer with predefined layer thickness. Conductor traces 23 of greater width—as illustrated in FIG. 2 a —are also usable for the method according to the invention. A particularly high current-carrying capacity and heat spreading can be realized in this case.
  • Applying the additional material is carried out by plasma coating, i.e. by a plasma spraying process. It is thereby possible to obtain layer heights for the conductor trace 23 of between 0.5 mm and 1.0 mm and conductor trace widths of between 2.0 mm and 3.0 mm (or even wider still).
  • copper is preferably used as material for the production of the first connection layer 14
  • the additional material 24 applied by the plasma spraying process can be selected according to the requirements.
  • the additionally applied material 24 is ductile, such that use on flexible circuit boards is also made possible.
  • Applying the additional material by means of the plasma spraying process is preferably implemented on a structure of the relevant connection layer that was produced previously by means of a conventional production process (i.e. in particular a structure having a layer thickness of 30 ⁇ m to 35 ⁇ m and a conductor trace width of approximately 100 ⁇ m), and is therefore oriented to the geometry thereof. It is nevertheless possible also to apply additional material 24 going laterally beyond the width of a previously produced conductor trace. In particular, it is even possible to apply additional material on a soldering resist that is typically applied areally on the circuit carrier for terminating and protecting the first and/or second connection layer. If the additional material applied on a soldering resist is applied areally, then it can perform an electromagnetically shielding function. Alternatively, the additional material on the soldering resist of the circuit carrier can be used as an additional layout plane.
  • the great flexibility of the plasma spraying process enables a subsequent adaptation of the circuit structure.
  • configurations in the manner of a “jumper” can be performed as a result.
  • connection pad configurations can be individually adapted by means of the plasma spraying process.
  • Changing the circuit board layout which may be associated for example with the production of new photolithography masks, is advantageously not necessary for this purpose.
  • the plasma coating can also be used for selectively altering conductor trace structures of connection layers arranged internally in the circuit carrier. For this purpose, it is necessary to modify the conventional process for producing a standard circuit board by the connection of respective layers being preceded by a processing of the internally located connection layers by plasma coating. As a result, by way of example, it is possible to increase the current-carrying capacity between two components or between a component and a plug as interface toward the outside. Likewise, additional electrically conductive material can partially be provided under a component in order to obtain a better buffering and heat spreading internally in the circuit carrier.
  • the technique of plasma coating can be employed in the case of flexible, in particular, deep-milled circuit boards in the region having a reduced number of layers, i.e. in the bending region. As a result, it is possible to increase the current-carrying capacity between circuit board portions connected by a flexible portion.
US15/504,572 2014-08-28 2015-08-25 Method for reinforcing conductor tracks of a circuit board Expired - Fee Related US10276482B2 (en)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
DE102014217186 2014-08-28
DE102014217186.5A DE102014217186A1 (de) 2014-08-28 2014-08-28 Verfahren zum Herstellen eines Schaltungsträgers und Schaltungsträger für elektronische Bauelemente
DE102014217186.5 2014-08-28
PCT/EP2015/069455 WO2016030379A1 (de) 2014-08-28 2015-08-25 Verfahren zum herstellen eines schaltungsträgers und schaltungsträger für elektronische bauelemente

Publications (2)

Publication Number Publication Date
US20170236777A1 US20170236777A1 (en) 2017-08-17
US10276482B2 true US10276482B2 (en) 2019-04-30

Family

ID=54011028

Family Applications (1)

Application Number Title Priority Date Filing Date
US15/504,572 Expired - Fee Related US10276482B2 (en) 2014-08-28 2015-08-25 Method for reinforcing conductor tracks of a circuit board

Country Status (4)

Country Link
US (1) US10276482B2 (de)
CN (1) CN106664801B (de)
DE (1) DE102014217186A1 (de)
WO (1) WO2016030379A1 (de)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102016001810A1 (de) * 2016-02-17 2017-08-17 Häusermann GmbH Verfahren zur Herstellung einer Leiterplatte mit verstärkter Kupferstruktur
KR102154193B1 (ko) * 2018-02-20 2020-09-09 주식회사 아모그린텍 연성 인쇄회로기판

Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3197335A (en) * 1962-04-09 1965-07-27 Stanley W Leszynski Surface-mounted electrical resistance structure and method for producing same
US4031268A (en) * 1976-01-05 1977-06-21 Sirius Corporation Process for spraying metallic patterns on a substrate
US4521476A (en) * 1982-08-19 1985-06-04 Denki Kagaku Kogyo Kabushiki Kaisha Hybrid integrated circuit and preparation thereof
US20040125040A1 (en) 2002-12-31 2004-07-01 Ferguson Scott Wayne RFID device and method of forming
US20060258055A1 (en) 2005-05-13 2006-11-16 Fuji Electric Holdings Co., Ltd. Wiring board and method of manufacturing the same
DE102006004321A1 (de) 2006-01-31 2007-08-16 Häusermann GmbH Biegbare Leiterplatte mit zusätzlichem funktionalem Element und einer Kerbfräsung und Herstellverfahren und Anwendung
DE102008006495A1 (de) 2008-01-29 2009-07-30 Behr-Hella Thermocontrol Gmbh Schaltungsträger, insbesondere Leiterkarte für elektrische Schaltungen
WO2009106114A2 (de) 2008-02-26 2009-09-03 Maschinenfabrik Reinhausen Gmbh Verfahren zur herstellung von leiterplatten mit bestückten bauelementen
DE102010016279A1 (de) 2009-04-02 2010-11-04 DENSO CORPORATION, Kariya-shi Elektronische Steuerungseinheit und Verfahren zum Herstellen derselben
US8338317B2 (en) * 2011-04-06 2012-12-25 Infineon Technologies Ag Method for processing a semiconductor wafer or die, and particle deposition device
DE102011089927A1 (de) 2011-12-27 2013-06-27 Robert Bosch Gmbh Kontaktsystem mit einem Verbindungsmittel und Verfahren
US20140238729A1 (en) * 2013-02-26 2014-08-28 Mediatek Inc. Printed circuit board structure with heat dissipation function

Patent Citations (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3197335A (en) * 1962-04-09 1965-07-27 Stanley W Leszynski Surface-mounted electrical resistance structure and method for producing same
US4031268A (en) * 1976-01-05 1977-06-21 Sirius Corporation Process for spraying metallic patterns on a substrate
US4521476A (en) * 1982-08-19 1985-06-04 Denki Kagaku Kogyo Kabushiki Kaisha Hybrid integrated circuit and preparation thereof
US20040125040A1 (en) 2002-12-31 2004-07-01 Ferguson Scott Wayne RFID device and method of forming
US20060258055A1 (en) 2005-05-13 2006-11-16 Fuji Electric Holdings Co., Ltd. Wiring board and method of manufacturing the same
DE102006004321A1 (de) 2006-01-31 2007-08-16 Häusermann GmbH Biegbare Leiterplatte mit zusätzlichem funktionalem Element und einer Kerbfräsung und Herstellverfahren und Anwendung
DE102008006495A1 (de) 2008-01-29 2009-07-30 Behr-Hella Thermocontrol Gmbh Schaltungsträger, insbesondere Leiterkarte für elektrische Schaltungen
WO2009106114A2 (de) 2008-02-26 2009-09-03 Maschinenfabrik Reinhausen Gmbh Verfahren zur herstellung von leiterplatten mit bestückten bauelementen
DE102010016279A1 (de) 2009-04-02 2010-11-04 DENSO CORPORATION, Kariya-shi Elektronische Steuerungseinheit und Verfahren zum Herstellen derselben
US9320178B2 (en) 2009-04-02 2016-04-19 Denso Corporation Electronic control unit and method of manufacturing the same
US8338317B2 (en) * 2011-04-06 2012-12-25 Infineon Technologies Ag Method for processing a semiconductor wafer or die, and particle deposition device
DE102011089927A1 (de) 2011-12-27 2013-06-27 Robert Bosch Gmbh Kontaktsystem mit einem Verbindungsmittel und Verfahren
US20140238729A1 (en) * 2013-02-26 2014-08-28 Mediatek Inc. Printed circuit board structure with heat dissipation function

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
Conductor Tracks from Plastic Materials; Reinhausen Plasma GmbH; www.reinhausen-plasma.com; Germany.

Also Published As

Publication number Publication date
CN106664801A (zh) 2017-05-10
WO2016030379A1 (de) 2016-03-03
CN106664801B (zh) 2019-08-16
US20170236777A1 (en) 2017-08-17
DE102014217186A1 (de) 2016-03-03

Similar Documents

Publication Publication Date Title
US9478343B2 (en) Printed wiring board
US9867296B2 (en) Printed circuit board and package substrate
US7885081B2 (en) Component incorporating module
KR101392164B1 (ko) 마이크로전자장치 및 그 제조 방법
US7745933B2 (en) Circuit structure and process thereof
US9713267B2 (en) Method for manufacturing printed wiring board with conductive post and printed wiring board with conductive post
JPWO2010007704A1 (ja) フレックスリジッド配線板及び電子デバイス
JP6766740B2 (ja) プリント配線基板およびスイッチングレギュレータ
US9307645B2 (en) Printed wiring board and method for manufacturing printed wiring board
US20230337370A1 (en) Printed circuit board and method of fabricating the same
US9578749B2 (en) Element embedded printed circuit board and method of manufacturing the same
JPH08307028A (ja) 回路カード及びその製造方法
KR20150035251A (ko) 외부접속단자부와 외부접속단자부를 갖는 반도체 패키지 및 그들의 제조방법
US10276482B2 (en) Method for reinforcing conductor tracks of a circuit board
US6101098A (en) Structure and method for mounting an electric part
US20120266463A1 (en) Method for manufacturing printed circuit board
JP4899409B2 (ja) 多層プリント配線基板及びその製造方法
JP6693228B2 (ja) 電子部品搭載基板
US20170094786A1 (en) Printed circuit board and method of manufacturing the same
SE518269C2 (sv) Mönsterkort och metod för bearbetning av mönsterkort
US20230337363A1 (en) Method for producing a printed circuit board, and printed circuit board having at least one embedded electronic component
JP2018207080A (ja) プリント配線板およびその製造方法
CN117177433A (zh) 封装件和制造封装件的方法
KR20120047182A (ko) 인쇄회로기판 및 이의 제조 방법
JP2006032830A (ja) 部分ビルドアップ配線板の製造方法

Legal Events

Date Code Title Description
AS Assignment

Owner name: CONTINENTAL AUTOMOTIVE GMBH, GERMANY

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BAGUNG, DETLEV;RIEPL, THOMAS;REEL/FRAME:041431/0147

Effective date: 20170117

STPP Information on status: patent application and granting procedure in general

Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT VERIFIED

STCF Information on status: patent grant

Free format text: PATENTED CASE

AS Assignment

Owner name: VITESCO TECHNOLOGIES GMBH, GERMANY

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CONTINENTAL AUTOMOTIVE GMBH;REEL/FRAME:053323/0914

Effective date: 20200601

FEPP Fee payment procedure

Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

LAPS Lapse for failure to pay maintenance fees

Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20230430