UA139887U - PERIODIC SEQUENCE FORMER OF TWO-PULSE CODE SERIES WITH ADJUSTED TIME PARAMETERS - Google Patents

Abstract

The shaper of the periodic sequence of two-pulse code series with configured time parameters contains: a reversible binary counter configured to subtraction mode, which has a input of clock pulses C. , input of the resolution of the mode of the number E, the input of the asynchronous installation to the zero state R, the output of the overflow P4; the first and second RS-flip-flops, JK-flip-flop with inputs of asynchronous zero and one setting; a four-bit digital comparator having a first group of inputs, a second group of inputs and a first, second, third control inputs I; the first, second, third and fourth two-input elements I; two-input element OR; four-input element OR; first and second inverters; first, second, third and fourth resistors; Start and Stop buttons that work on the circuit; capacitor.

Description

The useful model belongs to the pulse technique and is intended for the formation of a periodic sequence of two-pulse code series with the adjusted duration of the pulses, the period of passage and the delay of the start of formation relative to the starting pulse, multiples of the period of a continuous periodic sequence of pulses fed to its input from the output of an external quartz generator.

There are well-known generators that contain a setting crystal oscillator operating in continuous mode, a synchronization device and an output device that ensures the formation of the necessary series of pulses, the time parameters of which are determined by the time parameters of the pulses supplied to the input | Clock generator. A.S. USSR Mo 307502. - B.V. May 20, 1971; Clock generator. A.S. USSR Mo 354544. - B.V. Mo 30, 19721.

The disadvantage of known devices is limited functionality due to setting the time parameters of the output sequence of pulses to a fixed mode.

Known generators of a periodic sequence of pulses with programmable duration and fixed spacing (Ukrainian patents for utility models 93714, 93715, 93716, 937118, 93734, 93735, 937381.

The disadvantage of these devices is the complexity of their manufacture and, as a result, high power consumption and high cost, which are due to the need to use two reversible counters.

The closest in terms of technical essence and the achieved result is the generator of a periodic sequence of two-pulse code series with adjusted time parameters (|patent for a utility model of Ukraine Mo 93714, Bull. Mo 19, 20141, which contains: a common power source (PE); reversible binary counter configured for the subtraction mode, with the synchronous parallel loading enable input and the loaded variable feed inputs (provide the setting of the shaper to the given time parameters of the output pulses), the count mode enable input and the asynchronous setting input to the zero state, the overflow output; /K flip-flop with by the input of the asynchronous installation in the zero state; the first and second AND elements; two-input and four-input OR elements; two inverters; a chain consisting of a series-connected resistor and a capacitor connected to a common power source, the common point of which is connected to the first inputs the first and second elements of I; the output of the second element of I is connected to and the entry of the asynchronous setting of the counter into the zero state; the outputs of the second, third and fourth digits of the counter are connected to the inputs of the four OR input elements; the input of the first inverter is connected to the overflow output of the counter; the clock input of the counter forms the input of the shaper, which receives a continuous periodic sequence of pulses from the output of the external quartz generator,

The disadvantage of the known device is limited functionality.

The useful model is based on the task of expanding the functionality of the generator of a periodic sequence of two pulse code series with adjusted time parameters.

The task is solved by the generator of a periodic sequence of two-pulse code series with adjusted time parameters, which contains: a common power source (PE); reversible binary counter configured for the subtraction mode, with the input of enabling synchronous parallel loading and the input of supplying variables to be loaded (provide the adjustment of the shaper to the given time parameters of the output pulses), the input of enabling the counting mode and the input of asynchronous installation in the zero state, the overflow output; UV-trigger with the input of the asynchronous installation in the zero state; the first and second elements of I; two-input and four-input OR elements; two inverters; a chain consisting of a resistor and a capacitor connected in series, connected to a common power source, the common point of which is connected to the first inputs of the first and second elements of And; the output of the second element And is connected to the input of the asynchronous counter installation in the zero state; the outputs of the second, third and fourth digits of the counter are connected to the inputs of the four-input OR element; the input of the first inverter is connected to the overflow output of the counter; the clock input of the counter forms the input of the shaper, which receives a continuous periodic sequence of pulses from the output of the external quartz generator, according to the useful model, introduced: the first and second НОb-triggers, a digital comparator; the third and fourth elements of And: the first and second buttons that work for closing: the second, third and fourth resistors, the first outputs of which are connected to the plus of the power source; the second output of the second resistor forms the output of the logical unit level; the second output of the third resistor is connected to input 5 of the first H5 trigger and the first contact of the first button; input A of the first

The Vb-trigger is connected to the output of the first element I; the output of the first No-trigger is connected to 60 the first input of the two-input OR element, the second input of which is connected to the output of the comparator and the first input of the fourth element AND; the second output of the fourth resistor is connected to the second input of the first element I and the first contact of the second button; the second contacts of the buttons are connected to the common point (minus) of the power source; the output of the first inverter is connected to the enable input of the counter reading mode; the input of the second inverter is connected to the output of the first (junior) digit of the counter, and its output is connected to the first input of the four-input OR element; the output of the four-input OR element is connected to inputs 9 and K

UV-trigger, with the first input of the third element I and the input of the unit to the single state of the second

B5-trigger; the clock input of the DC-trigger is connected to the input of the shaper; the second input of the third element | connected to the counter overflow output; the direct output of the second No-trigger is connected to the second input of the fourth element I, the output of which forms the output of the shaper; the first group of comparator inputs is connected to the outputs of the corresponding counter digits; the inputs of the asynchronous unit in the zero state of the UC and B5 triggers are connected to the output of the second element I; when setting the generator to form a periodic sequence of two-pulse code series, the duration of the first (odd) pulses in which is equal to eight periods of clock pulses, the duration of the pause between the first and second pulses is equal to one period of clock pulses, the duration of the second (even) pulses is equal to six periods of clock pulses, the duration of the pause between the second and first pulses is equal to six periods of clock pulses, that is, the period of passage of two-pulse series is equal to twenty-one periods of clock pulses, the delay of the start of formation relative to the start signal is equal to twelve periods, the first input of parallel loading of the counter is connected to the direct output of the UV-trigger, the second input is connected to the inverse output of the UV trigger; the third input is connected to the level of logical unit, the fourth input is connected to the level of logical zero, the first input of the second group of comparator inputs is connected to the direct output of the UV-trigger, the second and third inputs of the second group are connected to the level of logical unit, the fourth input of the second group is connected to the level of logical zero, the first and third control inputs of the comparator are connected to the level of logical zero, the second control input is connected to the level of logical unit.

The drawing explains the essence of a useful model.

In Fig. 1 shows the scheme of the former.

The generator contains: a reversible binary counter (1), which has an input for supplying clock pulses С, an input for setting the summation/subtraction mode Ш, an input for enabling synchronous parallel loading И and inputs for supplying data when loading бо, О:, ХО2, Оз, an enable input of the EE counting mode, the input of the asynchronous unit to the zero state B, the overflow output Ra; the first (2) and second (3) asynchronous B5 flip-flops with a digital comparator (5), which has the first group of inputs Ao, Ach, Ag, Az, the second group of inputs Vo, Vi, B2, Vz, the first, second and third control inputs I; the first (b), second (7), third (8) and fourth (9) two-input elements I; two-input element OR (10); four-input element OR (11); first (12) and second (13) inverters; the first H1 (14), the second H2 (15), the third VZ (16) and the fourth NA (17) resistors; buttons

Zap (18) and Bior (19), working on a short circuit; capacitor C1 (20).

The common point of the circuit, consisting of a resistor 14 and a capacitor 20 connected in series, is connected to a common power source (5E), connected to the first inputs of the first (b) and second (7) elements of I. The output of the element is connected to by the EC input of trigger 2. The output of element 7 is connected to the input of the asynchronous installation of the counter (1), triggers (3,4) in the zero state.

The outputs of the second (Cx), third (O2) and fourth (Oz) digits of the counter are connected to the inputs of the four-input OR element (11). The input of the inverter 12 is connected to the overflow output (Ra) of the counter, and its output is connected to the enable input of the counting mode (E). The clock input of the counter forms the input of the shaper (C), which receives a continuous periodic sequence of pulses from the output of the external quartz oscillator. The second output of the resistor 15 forms the output of the level of the logical unit "1". The second output of the resistor 16 is connected to the input 5 of the trigger 2 and the first contact of the buy button. The second output of the resistor 17 is connected to the input of the element 6 and the first contact of the button 5ior. The second contacts of the buttons are connected to the common point of the power source (-Е). The input of the inverter 13 is connected to the output of the first (O0) digit of the counter, and its output is connected to the first input of the element 11. The output of the element 11 is connected to the input of the element 8, inputs y and K of the trigger 4 and input 5 of the trigger 3. The second input of element 8 is connected to the overflow output of the counter. The direct input of the trigger C is connected to the first input of element 9, the second input of which is connected to the output A»B of the comparator and to the second input of element 10, the output of element 9 forms the output of the shaper P.

The input of the counter is connected to the direct output (03) of trigger 4. Input 0; of the counter is connected to the logical zero level "0" (with the minus of the power source). Input O»2 is connected to the inverse output of trigger 4. Input Oz is connected to the level of logic unit "1".

The first group of inputs (Ao, At, Ag, Az) of the comparator (5) is connected to the outputs of the corresponding digits (O0, СО, O2, Oz) of the counter.

The former works in the following sequence.

The presence of a circuit consisting of a series-connected resistor 14 and a capacitor 20 connected to the XE supply voltage bus, when the power source is turned on for a certain period of time (determined by the time constant of the circuit EB: Si) forms a logical zero level at the inputs of elements b, 7, ensuring the formation of a logical zero level at their outputs connected to the input of the asynchronous unit in the zero state of the triggers and the counter. After the end of the transient process associated with turning on the power supply, the flip-flops and the counter go to the zero state, forming a logical zero level, respectively: at the output

A" of the comparator, at the output of the overflow of the counter, which leads to the formation of a logical zero level at the input of element 8 (provides a zero value at the input of the counter) at the output of elements 10, 7 (at the inputs of the JK of the counter, ensures its zero state and at the end of the transient process , associated with the charge of capacitor 20, when the voltage on it will exceed the logical zero level). Since the signal at the input of the JK has priority in relation to all other control signals at the inputs of the counter, as long as the logic zero level is maintained at the inputs of elements 10, 7 (and, therefore, at their outputs), then when clock pulses arrive, zero the state of the counter, triggers and the zero value of the signal at the output of the shaper will remain unchanged.

When the button 5iagi is pressed, a level of logical zero is formed at input 5 of flip-flop 2, which leads to its transition to a single state (01-11), forming a level of logical one at the output of element 10, and therefore at the input and output of element 7 (at the input B of the counter ).

Then, upon arrival of the first (after the end of the transient process associated with the start) clock pulse C along its front, parallel loading occurs.

The counter goes to the state (O3020100-1100. As a result of this transition, a single is formed at the overflow output of the counter and at the output of element 8, and at the output of the inverter 12

Zo (at input E of the counter) is a zero value, which leads to the prohibition of parallel loading and the permission of the counter reading mode. The zero state of trigger 3 remains unchanged, which ensures a zero value of the output signal regardless of the ratio of the value at the inputs of the first and second group of the comparator. When the following clock pulses arrive, the content of the counter decreases. At the same time, as long as the content of the counter exceeds a single value, the single value at the output of element 11 remains unchanged, which ensures the invariance of the zero value at the direct output of the trigger C and at the output of the shaper.

As soon as the content of the counter becomes equal to 0001, a logical zero level is formed at the output of element 11, which leads to the formation of a logical zero level at the input of element 8 (at the input of the permission to load the counter) and at input 5 of trigger 3, which leads to its transition to a single state. then when the next clock pulse arrives, the counter goes into the state

Oz3020100-1001, determined by the value of the signals generated at its parallel loading inputs (Oz ЮО2 Ои Оо-1001). At the output of the comparator А»В (as well as at the output E of the generator) the formation of a single value begins, since the value of the signals at the outputs of the counter 302010)0 exceeds the value of the signals at the inputs of the second group of signals

VzV2818V0o-0001 comparator.

When the following clock pulses arrive, the content of the counter decreases. At the same time, as long as the content of the counter exceeds a single value, the single value at the output of the shaper remains unchanged. As soon as the content of the counter becomes equal to 0001, the value of the signal at the output of the comparator and the output of element 11 will become equal to 0, which leads to the permission to load the counter and the permission to move the UV flip-flop to the next (zero) state.

When the next clock pulse arrives, the counter goes to the state 1100, and the 4th trigger is zero, which leads to the formation of a value at the inputs of the second comparator group

ВзВ2818В0о-0110 and a single value at the output of the shaper. When the following clock pulses arrive, the content of the counter decreases. At the same time, as long as its content exceeds the value set at the inputs of the second comparator group (VzV2ViVo-0110), the value of the signal at the output of the generator will remain equal to 1. As soon as the content of the counter becomes equal to 0110, the value of the signal at the output of the comparator will become equal 0. At the arrival of subsequent clock pulses, the content of the counter continues to decrease, and the value of the signal at the output remains equal to 0 until the content of the counter becomes equal to 0001. As soon as the content of the counter becomes equal to 0001, the value of the signal at the output of element 11 becomes equal to 0 , which leads to allowing the loading of the counter and allowing the transition of the OK-trigger to the next (single) state. When the next clock pulse arrives, the counter again goes to state 1001, and trigger 4 - to single, which leads to the formation of the value ВзВ2ВиВО-0001 at the inputs of the second group of the comparator and a single value at the output of the generator, starting a new cycle of forming a two-pulse code series. When subsequent clock pulses arrive, the processes are repeated.

Thus, after the end of the transient process associated with the start-up, during the input to the generator of a periodic sequence of pulses (with a period equal to T), a periodic sequence of two pulse code series is generated at the output of the generator, the duration of the first (odd) pulses in which is two periods of clock pulses (in/-81), the duration of the pause between the first and second pulses is seven periods (ip-T), the duration of the second (even) pulses is six periods (2-6), the duration of the pause between the second and the next first pulses is equal to six periods (ip2-6T), that is, the period of passing two pulse series is equal to twenty-one periods of clock pulses (Te-217T), the delay of the start of formation relative to the start signal is equal to twelve periods (3-12).

The output sequence formation mode is stopped by pressing the bor button, which forms a logical zero level at the input and output of element 6, as well as at input B of trigger 2, which leads to its transition to the zero state (01-0). The moment of pressing is asynchronous in relation to the pulses of the clock generator and to the state of the counter and triggers.

If at the moment of pressing the button 5ior, the content of the counter is less than the value of the signals at the inputs of the second group of signals VzV2gViVo (the value of the signal at the output of the comparator A»B is equal to 0), then when trigger 2 goes to the zero state, a logic level will be formed at the inputs of element 10 and at its output zero, causing a zero level at the input and output of element 7 (at input A of the counter), which will lead to the transition of the counter to the zero state, and therefore to the termination of the generation mode.

If at the moment of pressing the button 5ior, the content of the counter is greater than the value of the signals at the inputs of the second group of signals VzV2ViVo, then when the trigger 2 goes to the zero state, the unit value at the output of element 10 will remain unchanged, since the level of the logic unit is at the outputs of the comparator A»B. It follows that in this case at the moment of pressing the button

The termination of the generation will not occur, thereby preventing the distortion of the last pulse in the formed output sequence.

When each successive pulse arrives at the input of the shaper C, the counter transition will occur in accordance with the algorithm until its content becomes equal to the value of the signals at the inputs of the second group of signals ВзВ2В:Во, causing the level of zero at the input and output and the outputs of elements 10.7 , which will lead to the transition of the counter to the zero state, and therefore to the termination of the generation mode. The next time you press the ay button, all processes are repeated.

In Fig. 2 shows the transition graph of the shaper consisting of four rings. The upper (first) ring is the value of the signal at the direct output of the second trigger, the second ring is the transition graph of the counter, the third ring is the value of the signal at the direct output of the OAK-trigger, the fourth ring is the value of the signal at the output of the shaper.

Since pressing the bior button is asynchronous with respect to the clock pulses, the duration of the delay of the start of formation is in the range: 12Т«в5-13Т.

Unlike the known device, the claimed former has a new composition of elements and a new organization of communication between them, which provide new technical properties.

The technical result is the expansion of the functionality of the former and its area of use by ensuring the delay of the start of the formation in relation to the start signal.

Claims (1)

USEFUL MODEL FORMULA Generator of a periodic sequence of two-pulse code series with adjusted time parameters, containing a common power source (JHE); reversible binary counter configured for the subtraction mode, with the input of enabling synchronous parallel loading and the input of supplying variables that load (provide the adjustment of the shaper to the given time parameters of the output pulses), the input of enabling the counting mode and the input of asynchronous installation in the zero state, the overflow output; /K-trigger with the input of the asynchronous installation in the zero state; first and second elements !; two-input and four-input OR elements; two inverters; a circuit containing a resistor and a capacitor connected in series, connected to a common power source, the common point of which 60 is connected to the first inputs of the first and second elements of I; the output of the second element And is connected to the input of the asynchronous counter installation in the zero state; the outputs of the second, third and fourth digits of the counter are connected to the inputs of the four-input OR element; the input of the first inverter is connected to the overflow output of the counter; the clock input of the counter forms the input of the shaper, which receives a continuous periodic sequence of pulses from the output of the external quartz generator, which differs in that it is introduced: the first and second B5o flip-flops, a digital comparator; the third and fourth elements of I; the first and second buttons that work for shorting: the second, third and fourth resistors, the first outputs of which are connected to the plus of the power source; the second output of the second resistor forms the output of the logical unit level; the second output of the third resistor is connected to input 5 of the first No-trigger and the first contact of the first button; input B of the first B5 flip-flop is connected to the output of the first element |; the output of the first H5 flip-flop is connected to the first input of the two-input OR element, the second input of which is connected to the output of the comparator and the first input of the fourth element AND!; the second output of the fourth resistor is connected to the second input of the first element I and the first contact of the second button; the second contacts of the buttons are connected to the common point (minus) of the power source; the output of the first inverter is connected to the enable input of the counter reading mode; the input of the second inverter is connected to the output of the first (junior) digit of the counter, and its output is connected to the first input of the four-input OR element; the output of the four-input OR element is connected to the inputs ./ and К of the УК-trigger, with the first input of the third element И and the input of the unit in the single state of the second НО-trigger; the clock input of the OK-trigger is connected to the input of the shaper; the second input of the third element AND is connected to the overflow output of the counter; the direct output of the second H5 trigger is connected to the second input of the fourth element I, the output of which forms the output of the shaper; the first group of comparator inputs is connected to the outputs of the corresponding counter digits; the inputs of the asynchronous unit in the zero state of the UC and B5-triggers are connected to the output of the second element I; when setting the generator to form a periodic sequence of two-pulse code series, the duration of the first (odd) pulses in which is equal to eight periods of clock pulses, the duration of the pause between the first and second pulses is equal to one period of clock pulses, the duration of the second (even) pulses is equal to six periods of clock pulses, the duration of the pause between the second and first pulses is equal to six periods of clock pulses, that is, the period of passage of two-pulse series is equal to twenty-one Zo of the period of clock pulses, the delay of the start of formation relative to the start signal is equal to twelve periods, the first input of parallel loading of the counter is connected to the direct output of the K-trigger , the second input is connected to the inverse output of the UV-trigger; the third input is connected to the level of a logical unit, the fourth input is connected to the level of logical zero, the first input of the second group of comparator inputs is connected to the direct output of the UV-trigger, the second and third inputs of Z5 of the second group are connected to the level of a logical unit , the fourth input of the second group is connected to the level of logical zero, the first and third control inputs of the comparator are connected to the level of logical zero, the second control input is connected to the level of logical unit.