TWI800381B - 內建閘極驅動晶片的覆晶封裝功率電晶體模組 - Google Patents

內建閘極驅動晶片的覆晶封裝功率電晶體模組 Download PDF

Info

Publication number
TWI800381B
TWI800381B TW111118668A TW111118668A TWI800381B TW I800381 B TWI800381 B TW I800381B TW 111118668 A TW111118668 A TW 111118668A TW 111118668 A TW111118668 A TW 111118668A TW I800381 B TWI800381 B TW I800381B
Authority
TW
Taiwan
Prior art keywords
built
gate driver
power transistor
transistor module
flip chip
Prior art date
Application number
TW111118668A
Other languages
English (en)
Other versions
TW202347647A (zh
Inventor
余河潔
廖陳正龍
林俊佑
安正 黃
梁智全
陳昆賜
胡乃璽
Original Assignee
璦司柏電子股份有限公司
信通綠能科技股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 璦司柏電子股份有限公司, 信通綠能科技股份有限公司 filed Critical 璦司柏電子股份有限公司
Priority to TW111118668A priority Critical patent/TWI800381B/zh
Application granted granted Critical
Publication of TWI800381B publication Critical patent/TWI800381B/zh
Priority to US18/197,607 priority patent/US20230378145A1/en
Publication of TW202347647A publication Critical patent/TW202347647A/zh

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/16Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/482Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body
    • H01L23/4824Pads with extended contours, e.g. grid structure, branch structure, finger structure
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49838Geometry or layout
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05552Shape in top view
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05552Shape in top view
    • H01L2224/05553Shape in top view being rectangular
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/0605Shape
    • H01L2224/06051Bonding areas having different shapes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/061Disposition
    • H01L2224/0612Layout
    • H01L2224/0615Mirror array, i.e. array having only a reflection symmetry, i.e. bilateral symmetry
    • H01L2224/06154Mirror array, i.e. array having only a reflection symmetry, i.e. bilateral symmetry covering only portions of the surface to be connected
    • H01L2224/06155Covering only the peripheral area of the surface to be connected, i.e. peripheral arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49838Geometry or layout
    • H01L23/49844Geometry or layout for devices being provided for in H01L29/00
TW111118668A 2022-05-19 2022-05-19 內建閘極驅動晶片的覆晶封裝功率電晶體模組 TWI800381B (zh)

Priority Applications (2)

Application Number Priority Date Filing Date Title
TW111118668A TWI800381B (zh) 2022-05-19 2022-05-19 內建閘極驅動晶片的覆晶封裝功率電晶體模組
US18/197,607 US20230378145A1 (en) 2022-05-19 2023-05-15 Flip-Chip Packaged Power Transistor Module Having Built-in Gate Driver

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW111118668A TWI800381B (zh) 2022-05-19 2022-05-19 內建閘極驅動晶片的覆晶封裝功率電晶體模組

Publications (2)

Publication Number Publication Date
TWI800381B true TWI800381B (zh) 2023-04-21
TW202347647A TW202347647A (zh) 2023-12-01

Family

ID=86949019

Family Applications (1)

Application Number Title Priority Date Filing Date
TW111118668A TWI800381B (zh) 2022-05-19 2022-05-19 內建閘極驅動晶片的覆晶封裝功率電晶體模組

Country Status (2)

Country Link
US (1) US20230378145A1 (zh)
TW (1) TWI800381B (zh)

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW200409307A (en) * 2001-11-27 2004-06-01 Koninkl Philips Electronics Nv Multi-chip module semiconductor devices
TW201732968A (zh) * 2016-03-04 2017-09-16 尼克森微電子股份有限公司 半導體封裝結構及其製造方法
US20170301595A1 (en) * 2014-11-06 2017-10-19 Texas Instruments Incorporated Silicon package for embedded semiconductor chip and power converter
US20180331083A1 (en) * 2016-02-09 2018-11-15 Texas Instruments Incorporated Power Converter Monolithically Integrating Transistors, Carrier, and Components
US20210210407A1 (en) * 2020-01-02 2021-07-08 Industrial Technology Research Institute Power module
TW202141781A (zh) * 2020-01-13 2021-11-01 日商新唐科技日本股份有限公司 半導體裝置

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW200409307A (en) * 2001-11-27 2004-06-01 Koninkl Philips Electronics Nv Multi-chip module semiconductor devices
US20170301595A1 (en) * 2014-11-06 2017-10-19 Texas Instruments Incorporated Silicon package for embedded semiconductor chip and power converter
US20180331083A1 (en) * 2016-02-09 2018-11-15 Texas Instruments Incorporated Power Converter Monolithically Integrating Transistors, Carrier, and Components
TW201732968A (zh) * 2016-03-04 2017-09-16 尼克森微電子股份有限公司 半導體封裝結構及其製造方法
US20210210407A1 (en) * 2020-01-02 2021-07-08 Industrial Technology Research Institute Power module
TW202141781A (zh) * 2020-01-13 2021-11-01 日商新唐科技日本股份有限公司 半導體裝置

Also Published As

Publication number Publication date
US20230378145A1 (en) 2023-11-23
TW202347647A (zh) 2023-12-01

Similar Documents

Publication Publication Date Title
JP2020035510A5 (zh)
WO2009017999A3 (en) Dual side cooling integrated power device package and module and methods of manufacture
JP2017004589A5 (ja) 半導体装置
JP2011044701A5 (zh)
JP2012257211A5 (ja) 半導体装置及び表示装置
TW200638517A (en) Method for fabricating semiconductor device
DE602005001245D1 (de) MOS Transistor mit verformbaren Gate
JP2010109357A5 (zh)
JP2013066172A5 (ja) 半導体装置及び表示装置
JP2010109359A5 (zh)
JP2011180587A5 (ja) 半導体装置
WO2013006699A3 (en) Monolithically integrated active snubber
JP2014030185A5 (ja) 半導体装置
JP2011176870A5 (ja) 半導体装置、モジュール及び電子機器
JP2011124560A5 (zh)
JP2013055651A5 (ja) 半導体装置
TW200712715A (en) Thin-film transistor substrate and liquid crystal display device having the same
EP2822366A3 (en) Semiconductor device
WO2007137221A3 (en) Dual side cooling integrated transistor module and methods of manufacture
JP2013009325A5 (zh)
JP2013137528A5 (ja) 半導体装置及び表示装置
JP2012257210A5 (zh)
WO2008105816A3 (en) Gate dielectric structures, organic semiconductors, thin film transistors and related methods
TWI800381B (zh) 內建閘極驅動晶片的覆晶封裝功率電晶體模組
JP2007294928A5 (zh)