TWI726344B - Method for manufacturing epitaxial silicon wafer and epitaxial silicon wafer - Google Patents
Method for manufacturing epitaxial silicon wafer and epitaxial silicon wafer Download PDFInfo
- Publication number
- TWI726344B TWI726344B TW108122837A TW108122837A TWI726344B TW I726344 B TWI726344 B TW I726344B TW 108122837 A TW108122837 A TW 108122837A TW 108122837 A TW108122837 A TW 108122837A TW I726344 B TWI726344 B TW I726344B
- Authority
- TW
- Taiwan
- Prior art keywords
- silicon wafer
- epitaxial
- carbon
- diffusion layer
- carbon diffusion
- Prior art date
Links
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 title claims abstract description 232
- 229910052710 silicon Inorganic materials 0.000 title claims abstract description 232
- 239000010703 silicon Substances 0.000 title claims abstract description 232
- 238000000034 method Methods 0.000 title claims abstract description 48
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 39
- 229910052799 carbon Inorganic materials 0.000 claims abstract description 181
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 claims abstract description 180
- 238000009792 diffusion process Methods 0.000 claims abstract description 116
- 238000010438 heat treatment Methods 0.000 claims abstract description 48
- 235000012431 wafers Nutrition 0.000 claims description 210
- 239000010410 layer Substances 0.000 claims description 172
- 239000007789 gas Substances 0.000 claims description 42
- 239000002344 surface layer Substances 0.000 claims description 40
- 239000001257 hydrogen Substances 0.000 claims description 31
- 229910052739 hydrogen Inorganic materials 0.000 claims description 31
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 claims description 29
- 230000001681 protective effect Effects 0.000 claims description 10
- 230000015572 biosynthetic process Effects 0.000 abstract description 31
- 230000007547 defect Effects 0.000 abstract description 31
- 238000005247 gettering Methods 0.000 abstract description 29
- 230000000052 comparative effect Effects 0.000 description 32
- 125000004429 atom Chemical group 0.000 description 30
- VNWKTOKETHGBQD-UHFFFAOYSA-N methane Chemical compound C VNWKTOKETHGBQD-UHFFFAOYSA-N 0.000 description 6
- 238000010521 absorption reaction Methods 0.000 description 5
- 239000013078 crystal Substances 0.000 description 5
- 238000010586 diagram Methods 0.000 description 5
- 229910001385 heavy metal Inorganic materials 0.000 description 5
- OTMSDBZUPAUEDD-UHFFFAOYSA-N Ethane Chemical compound CC OTMSDBZUPAUEDD-UHFFFAOYSA-N 0.000 description 4
- ATUOYWHBWRKTHZ-UHFFFAOYSA-N Propane Chemical compound CCC ATUOYWHBWRKTHZ-UHFFFAOYSA-N 0.000 description 4
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 4
- 239000012159 carrier gas Substances 0.000 description 4
- 238000011156 evaluation Methods 0.000 description 4
- 229910000077 silane Inorganic materials 0.000 description 4
- 239000000758 substrate Substances 0.000 description 4
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 3
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 3
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 3
- 238000005229 chemical vapour deposition Methods 0.000 description 3
- 238000013461 design Methods 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 239000001301 oxygen Substances 0.000 description 3
- 229910052760 oxygen Inorganic materials 0.000 description 3
- 229910052698 phosphorus Inorganic materials 0.000 description 3
- 239000011574 phosphorus Substances 0.000 description 3
- 239000002244 precipitate Substances 0.000 description 3
- 238000012545 processing Methods 0.000 description 3
- 238000011160 research Methods 0.000 description 3
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 2
- XYFCBTPGUUZFHI-UHFFFAOYSA-N Phosphine Chemical compound P XYFCBTPGUUZFHI-UHFFFAOYSA-N 0.000 description 2
- 238000011109 contamination Methods 0.000 description 2
- 238000009826 distribution Methods 0.000 description 2
- 239000002019 doping agent Substances 0.000 description 2
- 238000005468 ion implantation Methods 0.000 description 2
- 150000002500 ions Chemical class 0.000 description 2
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 2
- NJPPVKZQTLUDBO-UHFFFAOYSA-N novaluron Chemical compound C1=C(Cl)C(OC(F)(F)C(OC(F)(F)F)F)=CC=C1NC(=O)NC(=O)C1=C(F)C=CC=C1F NJPPVKZQTLUDBO-UHFFFAOYSA-N 0.000 description 2
- 238000005498 polishing Methods 0.000 description 2
- 239000001294 propane Substances 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- -1 carbon ions Chemical class 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 238000000354 decomposition reaction Methods 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- MROCJMGDEKINLD-UHFFFAOYSA-N dichlorosilane Chemical compound Cl[SiH2]Cl MROCJMGDEKINLD-UHFFFAOYSA-N 0.000 description 1
- 238000000227 grinding Methods 0.000 description 1
- 150000002431 hydrogen Chemical class 0.000 description 1
- 239000007943 implant Substances 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- 238000007689 inspection Methods 0.000 description 1
- 238000011835 investigation Methods 0.000 description 1
- 230000014759 maintenance of location Effects 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 238000002156 mixing Methods 0.000 description 1
- 229910052750 molybdenum Inorganic materials 0.000 description 1
- 239000011733 molybdenum Substances 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 229910052757 nitrogen Inorganic materials 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 238000002161 passivation Methods 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 229910000073 phosphorus hydride Inorganic materials 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 238000001556 precipitation Methods 0.000 description 1
- 229920006395 saturated elastomer Polymers 0.000 description 1
- 238000001004 secondary ion mass spectrometry Methods 0.000 description 1
- 238000004528 spin coating Methods 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- 239000010936 titanium Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02524—Group 14 semiconducting materials
- H01L21/02532—Silicon, silicon germanium, germanium
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/02—Pretreatment of the material to be coated
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/22—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of inorganic material, other than metallic material
- C23C16/24—Deposition of silicon only
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B25/00—Single-crystal growth by chemical reaction of reactive gases, e.g. chemical vapour-deposition growth
- C30B25/02—Epitaxial-layer growth
- C30B25/18—Epitaxial-layer growth characterised by the substrate
- C30B25/20—Epitaxial-layer growth characterised by the substrate the substrate being of the same materials as the epitaxial layer
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B29/00—Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
- C30B29/02—Elements
- C30B29/06—Silicon
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/0237—Materials
- H01L21/02373—Group 14 semiconducting materials
- H01L21/02381—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02439—Materials
- H01L21/02441—Group 14 semiconducting materials
- H01L21/02447—Silicon carbide
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02612—Formation types
- H01L21/02617—Deposition types
- H01L21/0262—Reduction or decomposition of gaseous compounds, e.g. CVD
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02612—Formation types
- H01L21/02617—Deposition types
- H01L21/02634—Homoepitaxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02656—Special treatments
- H01L21/02658—Pretreatments
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/22—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/22—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities
- H01L21/223—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities using diffusion into or out of a solid from or into a gaseous phase
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/322—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to modify their internal properties, e.g. to produce internal imperfections
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/322—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to modify their internal properties, e.g. to produce internal imperfections
- H01L21/3221—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to modify their internal properties, e.g. to produce internal imperfections of silicon bodies, e.g. for gettering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/185—Joining of semiconductor bodies for junction formation
- H01L21/187—Joining of semiconductor bodies for junction formation by direct bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/304—Mechanical treatment, e.g. grinding, polishing, cutting
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Materials Engineering (AREA)
- Metallurgy (AREA)
- Organic Chemistry (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Mechanical Engineering (AREA)
- Crystallography & Structural Chemistry (AREA)
- Inorganic Chemistry (AREA)
- Recrystallisation Techniques (AREA)
- Chemical Vapour Deposition (AREA)
- Crystals, And After-Treatments Of Crystals (AREA)
Abstract
本發明提供一種能夠在抑制磊晶缺陷的形成的同時製造具有高吸除能力的磊晶矽晶圓的方法及磊晶矽晶圓。本發明的磊晶矽晶圓的製造方法的特徵在於包括:第一步驟,對具有表面、背面及邊緣區域的矽晶圓,在含碳氣體環境下以800℃以上且980℃以下的溫度實施熱處理,在矽晶圓的至少表面側的表層部形成碳擴散層;以及第二步驟,在形成於矽晶圓的表面側的表層部的碳擴散層上,以900℃以上且1000℃以下的溫度形成矽磊晶層。The invention provides a method and an epitaxial silicon wafer capable of manufacturing an epitaxial silicon wafer with high gettering ability while suppressing the formation of epitaxial defects. The method for manufacturing an epitaxial silicon wafer of the present invention is characterized in that it includes: a first step of performing a silicon wafer having a surface, a back surface, and an edge area in a carbon-containing gas environment at a temperature of 800°C or higher and 980°C or lower Heat treatment to form a carbon diffusion layer on the surface portion of at least the surface side of the silicon wafer; and the second step is to form a carbon diffusion layer on the surface portion of the silicon wafer on the surface side at a temperature of 900°C or higher and 1000°C or lower The temperature forms a silicon epitaxial layer.
Description
本發明是有關於一種磊晶矽晶圓的製造方法及磊晶矽晶圓。 The invention relates to a method for manufacturing an epitaxial silicon wafer and an epitaxial silicon wafer.
以往,作為半導體元件的基板,廣泛使用的是矽晶圓,但若在矽晶圓中混入重金屬,則會引起暫停時間(pause time)不良、保持(retention)不良、接合洩漏不良、氧化膜的介質擊穿等而對元件特性帶來明顯的不良影響。因此,藉由在晶圓內部形成用於捕獲重金屬的吸除層(gettering layer),抑制重金屬擴散至元件形成區域中。此處,重要的是以能夠捕獲鈦或鉬等擴散速度慢的重金屬的方式在元件形成區域的正下方形成吸除層。 In the past, silicon wafers have been widely used as substrates for semiconductor devices. However, mixing heavy metals into silicon wafers can cause poor pause time, poor retention, poor bonding leakage, and oxide film defects. Dielectric breakdown, etc., has a significant adverse effect on component characteristics. Therefore, by forming a gettering layer for trapping heavy metals inside the wafer, the diffusion of heavy metals into the device formation area is suppressed. Here, it is important to form a gettering layer directly under the element formation region so as to be able to trap heavy metals such as titanium or molybdenum with a slow diffusion rate.
另外,近年來,要求在元件形成區域中不存在結晶缺陷,從而將在矽晶圓上形成有矽磊晶層的磊晶矽晶圓用作基板。磊晶矽晶圓例如藉由如下方式形成:在矽晶圓的表層部形成吸除層後,利用化學氣相沈積(chemical vapor deposition,CVD)法等在吸除層上形成矽磊晶層。 In addition, in recent years, it is required that there be no crystal defects in the element formation area, so that an epitaxial silicon wafer having a silicon epitaxial layer formed on a silicon wafer is used as a substrate. The epitaxial silicon wafer is formed, for example, by forming a gettering layer on the surface of the silicon wafer, and then forming a silicon epitaxial layer on the gettering layer by a chemical vapor deposition (CVD) method or the like.
形成所述吸除層的方法之一有離子注入法。例如在專利文獻1中記載有以下方法:將碳離子注入至矽晶圓表面而於晶圓的表層部形成包含高濃度碳的吸除層,在所形成的吸除層上形成
矽磊晶層。
One of the methods of forming the gettering layer is ion implantation. For example,
為了藉由離子注入法在矽磊晶層的正下方形成吸除層,需要將離子注入至距矽晶圓的表面更淺的位置。但是,若將離子注入至距晶圓表面淺的位置,則在晶圓表面形成注入缺陷,並在形成於其上的磊晶層形成大量的磊晶缺陷。 In order to form a gettering layer directly under the silicon epitaxial layer by ion implantation, it is necessary to implant ions to a position shallower from the surface of the silicon wafer. However, if ions are implanted to a shallow position from the surface of the wafer, implantation defects are formed on the surface of the wafer, and a large number of epitaxial defects are formed in the epitaxial layer formed thereon.
另外,作為形成吸除層的另一方法,提出了如下方法:在含碳氣體環境下對矽晶圓實施熱處理,使碳擴散至矽晶圓的內部,將所形成的碳擴散層用作吸除層。例如,在專利文獻2中,對如下的磊晶晶圓的製造方法進行了記載:以1000℃以上且1200℃以下的溫度將包含碳的氣體供給至矽晶圓上而形成包含熱分解後的碳的氣體的層,並在其上形成磊晶層,藉此製造在磊晶層的正下方具有吸除層的磊晶晶圓。 In addition, as another method of forming the gettering layer, the following method is proposed: heat treatment is performed on the silicon wafer in a carbon-containing gas environment to diffuse carbon into the inside of the silicon wafer, and the formed carbon diffusion layer is used as the gettering layer. In addition to the layer. For example, in Patent Document 2, a method for manufacturing an epitaxial wafer is described in which a gas containing carbon is supplied to a silicon wafer at a temperature of 1000°C or higher and 1200°C or lower to form a silicon wafer including thermally decomposed wafers. A layer of carbon gas, and an epitaxial layer is formed thereon, thereby manufacturing an epitaxial wafer with a gettering layer directly under the epitaxial layer.
進而,在專利文獻3中記載了如下的磊晶晶圓的製造方法:將矽晶圓浸漬於包含碳的溶液中而在矽晶圓的表面形成含碳膜,繼而,在500℃~750℃的溫度下對矽晶圓進行熱處理,使含碳膜中的碳熱擴散至矽晶圓的表層部後,在所形成的碳擴散層上形成磊晶層。 Furthermore, Patent Document 3 describes a method for manufacturing an epitaxial wafer as follows: a silicon wafer is immersed in a solution containing carbon to form a carbon-containing film on the surface of the silicon wafer, and then the temperature is 500°C to 750°C The silicon wafer is heat-treated at a temperature of 10°C, so that the carbon in the carbon-containing film is thermally diffused to the surface of the silicon wafer, and then an epitaxial layer is formed on the formed carbon diffusion layer.
[專利文獻1]日本專利第3384506號公報 [Patent Document 1] Japanese Patent No. 3384506
[專利文獻2]日本專利特開2013-51348號公報 [Patent Document 2] Japanese Patent Laid-Open No. 2013-51348
[專利文獻3]日本專利特開2010-34330號公報 [Patent Document 3] Japanese Patent Laid-Open No. 2010-34330
然而,可知在利用專利文獻2所記載的方法製造的磊晶晶圓中,亦形成有大量的磊晶缺陷。另外,關於利用專利文獻3中記載的方法製造的磊晶晶圓,可知吸除能力不充分。 However, it is known that a large number of epitaxial defects are also formed in the epitaxial wafer manufactured by the method described in Patent Document 2. In addition, regarding the epitaxial wafer manufactured by the method described in Patent Document 3, it is known that the gettering ability is insufficient.
因此,本發明的目的在於提供一種能夠在抑制磊晶缺陷的形成的同時製造具有高吸除能力的磊晶矽晶圓的方法及磊晶矽晶圓。 Therefore, the object of the present invention is to provide a method and an epitaxial silicon wafer capable of manufacturing an epitaxial silicon wafer with high gettering ability while suppressing the formation of epitaxial defects.
解決所述課題的本發明如下所述。 The present invention for solving the above-mentioned problems is as follows.
[1]一種磊晶矽晶圓的製造方法,其特徵在於包括:第一步驟,對具有表面、背面及邊緣區域的矽晶圓,在含碳氣體環境下以800℃以上且980℃以下的溫度實施熱處理,在所述矽晶圓的至少所述表面側的表層部形成碳擴散層;以及第二步驟,在形成於所述矽晶圓的所述表面側的表層部的碳擴散層上,以900℃以上且1000℃以下的溫度形成矽磊晶層。 [1] A method of manufacturing an epitaxial silicon wafer, which is characterized by comprising: a first step, for a silicon wafer with a surface, a back surface, and edge regions, in a carbon-containing gas environment at a temperature of 800°C or more and 980°C or less Heat treatment is performed at temperature to form a carbon diffusion layer on at least the surface layer portion of the silicon wafer on the surface side; and the second step is to form a carbon diffusion layer on the surface layer portion on the surface side of the silicon wafer , The silicon epitaxial layer is formed at a temperature above 900°C and below 1000°C.
[2]如所述[1]所述的磊晶矽晶圓的製造方法,其中,在所述第一步驟中,僅在所述矽晶圓的所述表面側的表層部形成所述碳擴散層。 [2] The method for manufacturing an epitaxial silicon wafer according to [1], wherein in the first step, the carbon is formed only on the surface layer portion on the surface side of the silicon wafer. Diffusion layer.
[3]如所述[2]所述的磊晶矽晶圓的製造方法,更具有:第三步驟,在所述第一步驟之前,在所述矽晶圓的所述背面上形成保護膜;以及第四步驟,在所述第二步驟之前或之後,將所述 保護膜去除。 [3] The method for manufacturing an epitaxial silicon wafer as described in [2], further comprising: a third step, before the first step, forming a protective film on the back surface of the silicon wafer ; And the fourth step, before or after the second step, the The protective film is removed.
[4]如所述[2]所述的磊晶矽晶圓的製造方法,其中,在所述第一步驟中,在所述矽晶圓的所述表面側及所述背面側兩者的表層部形成所述碳擴散層,所述磊晶矽晶圓的製造方法更具有:第五步驟,在所述第二步驟之前或之後,將形成於所述背面側的表層部的所述碳擴散層去除。 [4] The method for manufacturing an epitaxial silicon wafer according to [2], wherein, in the first step, the first step is performed on both the front side and the back side of the silicon wafer The carbon diffusion layer is formed on the surface portion, and the method of manufacturing the epitaxial silicon wafer further has: a fifth step. Before or after the second step, the carbon diffusion layer formed on the surface portion on the back surface is removed. The diffusion layer is removed.
[5]如所述[2]所述的磊晶矽晶圓的製造方法,其中,在所述第一步驟中,對於使背面彼此重疊的兩片矽晶圓,在所述兩片矽晶圓各自的至少表面側的表層部形成所述碳擴散層,所述磊晶矽晶圓的製造方法更具有:第六步驟,在所述第一步驟之後,將所述兩片矽晶圓剝離。 [5] The method for manufacturing an epitaxial silicon wafer according to [2], wherein, in the first step, for the two silicon wafers whose back surfaces overlap each other, the two silicon wafers The carbon diffusion layer is formed on at least the surface side of each circle. The method of manufacturing the epitaxial silicon wafer further has: a sixth step, after the first step, the two silicon wafers are peeled off .
[6]如所述[1]至[5]中任一項所述的磊晶矽晶圓的製造方法,更具有:第七步驟,在所述第一步驟之後且所述第二步驟之前,將形成於所述矽晶圓的所述邊緣區域的表層部的所述碳擴散層去除。 [6] The method for manufacturing an epitaxial silicon wafer according to any one of [1] to [5], further comprising: a seventh step, after the first step and before the second step , Removing the carbon diffusion layer formed on the surface layer portion of the edge region of the silicon wafer.
[7]如所述[1]至[6]中任一項所述的磊晶矽晶圓的製造方法,其中,所述第一步驟是在進行所述第二步驟的磊晶成長爐內進行。 [7] The method for manufacturing an epitaxial silicon wafer according to any one of [1] to [6], wherein the first step is performed in an epitaxial growth furnace for performing the second step get on.
[8]如所述[1]至[6]中任一項所述的磊晶矽晶圓的製造方法,其中,所述第一步驟是將所述矽晶圓導入至能夠導入所述含碳氣體的熱處理裝置內來進行,所述第二步驟是將熱處理後的所 述矽晶圓導入至磊晶成長爐內來進行。 [8] The method for manufacturing an epitaxial silicon wafer according to any one of [1] to [6], wherein the first step is to introduce the silicon wafer to the point where the silicon wafer can be introduced Carbon gas heat treatment equipment, the second step is to heat all the heat The silicon wafer is introduced into the epitaxial growth furnace.
[9]如所述[1]至[8]中任一項所述的磊晶矽晶圓的製造方法,其中,在所述第一步驟中,以所述碳擴散層中的碳峰值濃度成為1×1017原子(atoms)/cm3以上且1×1020atoms/cm3以下的方式進行熱處理,在所述第二步驟中,以所述碳擴散層中的氫峰值濃度成為1×1018原子(atoms)/cm3以上且1×1020atoms/cm3以下的方式進行磊晶成長處理。 [9] The method for manufacturing an epitaxial silicon wafer according to any one of [1] to [8], wherein in the first step, the peak concentration of carbon in the carbon diffusion layer The heat treatment is performed so as to become 1×10 17 atoms/cm 3 or more and 1×10 20 atoms/cm 3 or less. In the second step, the peak hydrogen concentration in the carbon diffusion layer becomes 1× The epitaxial growth process is performed at 10 18 atoms/cm 3 or more and 1×10 20 atoms/cm 3 or less.
[10]一種磊晶矽晶圓,其特徵在於具有:碳擴散層,形成於具有表面、背面及邊緣區域的矽晶圓的至少所述表面側的表層部;以及矽磊晶層,形成於所述表面側的表層部的碳擴散層上,所述碳擴散層的碳峰值濃度為1×1017atoms/cm3以上且1×1020atoms/cm3以下,所述碳擴散層的氫峰值濃度為1×1018atoms/cm3以上且1×1020atoms/cm3以下。 [10] An epitaxial silicon wafer characterized by having: a carbon diffusion layer formed on at least a surface layer portion of the silicon wafer having a surface, a back surface, and an edge region; and a silicon epitaxial layer formed on On the carbon diffusion layer of the surface layer portion on the surface side, the peak carbon concentration of the carbon diffusion layer is 1×10 17 atoms/cm 3 or more and 1×10 20 atoms/cm 3 or less. The hydrogen of the carbon diffusion layer is 1×10 17 atoms/cm 3 or more and 1×10 20 atoms/cm 3 or less. The peak concentration is 1×10 18 atoms/cm 3 or more and 1×10 20 atoms/cm 3 or less.
[11]如所述[10]所述的磊晶矽晶圓,其中,所述碳擴散層的厚度為200nm以下。 [11] The epitaxial silicon wafer according to [10], wherein the thickness of the carbon diffusion layer is 200 nm or less.
[12]如所述[10]或[11]所述的磊晶矽晶圓,其中,所述碳擴散層僅形成於所述表面側的表層部。 [12] The epitaxial silicon wafer according to [10] or [11], wherein the carbon diffusion layer is formed only on a surface layer portion on the surface side.
[13]如所述[10]至[12]中任一項所述的磊晶矽晶圓,其中,所述碳擴散層未形成於所述邊緣區域的表層部。 [13] The epitaxial silicon wafer according to any one of [10] to [12], wherein the carbon diffusion layer is not formed on the surface portion of the edge region.
根據本發明,能夠在抑制磊晶缺陷的形成的同時製造具有高吸除能力的磊晶矽晶圓。 According to the present invention, it is possible to manufacture an epitaxial silicon wafer with high gettering ability while suppressing the formation of epitaxial defects.
1:磊晶矽晶圓 1: epitaxial silicon wafer
11:矽晶圓 11: Silicon wafer
11a:表面 11a: surface
11b:背面 11b: back
11c:邊緣區域 11c: marginal area
12:碳擴散層 12: Carbon diffusion layer
13:矽磊晶層 13: Silicon epitaxial layer
14:保護膜 14: Protective film
20:基座 20: Pedestal
21:凹部 21: recess
21a:側壁 21a: side wall
21b:底面 21b: bottom surface
圖1中的(a)至(c)是表示本發明的磊晶矽晶圓的製造方法的流程的圖。 (A) to (c) in FIG. 1 are diagrams showing the flow of the method for manufacturing an epitaxial silicon wafer of the present invention.
圖2是表示在表面及背面兩者上具有碳擴散層的磊晶矽晶圓的圖。 FIG. 2 is a diagram showing an epitaxial silicon wafer having a carbon diffusion layer on both the front surface and the back surface.
圖3是表示用於使碳擴散層不形成於矽晶圓的背面的基座的一例的圖。 3 is a diagram showing an example of a susceptor for preventing a carbon diffusion layer from being formed on the back surface of the silicon wafer.
圖4是表示用於使碳擴散層不形成於背面的具有保護膜的矽晶圓的圖。 4 is a diagram showing a silicon wafer with a protective film for preventing a carbon diffusion layer from being formed on the back surface.
圖5是表示使背面彼此重疊的兩片矽晶圓的圖。 Fig. 5 is a diagram showing two silicon wafers whose back surfaces overlap each other.
圖6是表示發明例2的磊晶矽晶圓中的碳及氫的濃度分佈的圖。 6 is a graph showing the concentration distribution of carbon and hydrogen in the epitaxial silicon wafer of Example 2 of the invention.
(磊晶矽晶圓的製造方法) (Method of manufacturing epitaxial silicon wafer)
以下,參照圖式對本發明的實施形態進行說明。圖1中的(a)至(c)示出了本發明的磊晶矽晶圓的製造方法的流程。本發明的磊晶矽晶圓的製造方法的特徵在於包括:第一步驟(圖1中的(b)),對具有表面11a、背面11b及邊緣區域11c的矽晶圓11(圖
1中的(a)),在含碳氣體環境下以800℃以上且980℃以下的溫度實施熱處理,在矽晶圓11的至少表面11a側的表層部形成碳擴散層12;以及第二步驟(圖1中的(c)),在形成於矽晶圓11的表面11a側的表層部的碳擴散層12上,以900℃以上且1000℃以下的溫度形成矽磊晶層13。
Hereinafter, embodiments of the present invention will be described with reference to the drawings. (A) to (c) in FIG. 1 show the flow of the method for manufacturing an epitaxial silicon wafer of the present invention. The manufacturing method of the epitaxial silicon wafer of the present invention is characterized in that it includes: a first step ((b) in FIG. 1), for a
如上所述,在專利文獻2及專利文獻3中提出了一種使碳擴散至矽晶圓內部,並將形成的碳擴散層用作吸除層的技術。但是,在藉由專利文獻2的方法製造的磊晶晶圓中形成有大量的磊晶缺陷,關於藉由專利文獻3的方法製造的磊晶晶圓,吸除能力不充分。 As described above, Patent Document 2 and Patent Document 3 propose a technique of diffusing carbon into the inside of a silicon wafer and using the formed carbon diffusion layer as a gettering layer. However, a large number of epitaxial defects are formed in the epitaxial wafer manufactured by the method of Patent Document 2, and the epitaxial wafer manufactured by the method of Patent Document 3 has insufficient suction ability.
本發明者對所述問題的原因進行了詳細調查。其結果判明,藉由專利文獻3的方法而獲得的磊晶晶圓的吸除能力不充分的原因在於:因熱處理溫度低至500℃~750℃,故含碳膜中的碳未充分擴散至晶圓內。 The inventors conducted a detailed investigation of the cause of the problem. As a result, it was found that the reason for the insufficient gettering ability of the epitaxial wafer obtained by the method of Patent Document 3 is that the heat treatment temperature is as low as 500°C to 750°C, so that the carbon in the carbon-containing film is not sufficiently diffused to Inside the wafer.
另一方面,可知在藉由專利文獻2的方法而獲得的磊晶晶圓中形成有大量的磊晶缺陷的原因在於:雖然藉由熱處理而在矽晶圓的表層部形成碳擴散層,但由於熱處理溫度高至1000℃~1200℃,故構成碳擴散層的矽昇華,且殘留的碳彼此鍵結而析出,晶圓表層部的結晶結構混亂。 On the other hand, it is known that the reason why a large number of epitaxial defects are formed in the epitaxial wafer obtained by the method of Patent Document 2 is that although the carbon diffusion layer is formed on the surface of the silicon wafer by heat treatment, Since the heat treatment temperature is as high as 1000°C to 1200°C, the silicon constituting the carbon diffusion layer is sublimated, and the remaining carbon is bonded to each other to precipitate, and the crystalline structure of the wafer surface layer is disordered.
根據以上研究,期待能夠藉由在專利文獻3所記載的溫度與專利文獻2所記載的溫度之間的溫度下進行熱處理,而在抑制磊晶缺陷的形成的同時製造吸除能力高的磊晶晶圓。 Based on the above research, it is expected that by performing heat treatment at a temperature between the temperature described in Patent Document 3 and the temperature described in Patent Document 2, the formation of epitaxial defects can be suppressed while producing epitaxial crystals with high gettering ability. Wafer.
然而,當本發明者在所述溫度範圍內進行熱處理來製造磊晶矽晶圓時,可知依然會形成大量的磊晶缺陷。因此,本發明者對其原因進行了調查。結果可知其原因在於:形成於碳擴散層上的矽磊晶層的一般形成溫度為1150℃左右,但由於該形成溫度高,故碳擴散層中的矽如上所述般昇華,且碳析出。 However, when the inventor performs heat treatment within the temperature range to manufacture epitaxial silicon wafers, it is known that a large number of epitaxial defects will still be formed. Therefore, the inventors investigated the cause. As a result, it can be seen that the reason is that the general formation temperature of the silicon epitaxial layer formed on the carbon diffusion layer is about 1150°C. However, since the formation temperature is high, the silicon in the carbon diffusion layer sublimates as described above and carbon precipitates.
根據以上的研究,本發明者得出了如下結論:為了在抑制磊晶缺陷的形成的同時製造吸除能力高的磊晶矽晶圓,需要在含碳氣體環境下,在碳充分擴散至矽晶圓的內部並且所形成的碳擴散層的矽不會昇華、碳不會析出的溫度下進行製造,且關於矽磊晶層的形成,亦需要在所形成的碳擴散層的矽不會昇華、碳不會析出的低溫下進行。 Based on the above research, the inventors have reached the following conclusion: In order to produce epitaxial silicon wafers with high gettering ability while suppressing the formation of epitaxial defects, it is necessary to fully diffuse carbon to silicon in a carbon-containing gas environment. The inside of the wafer and the formed carbon diffusion layer silicon will not be sublimated and carbon will not be deposited at a temperature, and regarding the formation of the silicon epitaxial layer, it is also necessary that the silicon in the formed carbon diffusion layer will not sublime , Carry out at low temperature where carbon will not precipitate.
而且,本發明者對具體的溫度條件進行了努力研究,結果發現,藉由以800℃以上且980℃以下的溫度進行含碳氣體環境下的矽晶圓的熱處理,且以900℃以上且1000℃以下進行矽磊晶層的形成,可在抑制磊晶缺陷的形成的同時獲得吸除能力高的磊晶矽晶圓,從而完成了本發明。以下,對各步驟進行說明。 In addition, the inventors conducted diligent research on specific temperature conditions, and found that by performing heat treatment of silicon wafers in a carbon-containing gas atmosphere at a temperature of 800°C or higher and 980°C or lower, the temperature is 900°C or higher and 1000°C or higher. The formation of the silicon epitaxial layer is carried out below °C, and the epitaxial silicon wafer with high gettering ability can be obtained while suppressing the formation of epitaxial defects, thereby completing the present invention. Hereinafter, each step will be described.
<第一步驟> <First Step>
首先,對具有表面11a、背面11b及邊緣區域11c的矽晶圓11(圖1中的(a)),在含碳氣體環境下以800℃以上且980℃以下的溫度實施熱處理,在矽晶圓11的至少表面11a側的表層部形成碳擴散層12(圖1中的(b))。
First, a silicon wafer 11 ((a) in FIG. 1) having a
作為矽晶圓11,可使用對藉由柴可斯基法
(Czochralski,CZ法)或浮融區法(Floating Zone,FZ法)而育成的單晶矽錠實施晶圓加工所獲得者。為了獲得更高的吸除能力,亦可對矽晶圓11添加碳及/或氮。另外,亦可添加任意的適當雜質而製成n型或p型。矽晶圓11的直徑例如可設為200mm或300mm、450mm。關於電阻率,亦可根據設計適當地設定。
As the
在本發明中,「含碳氣體環境」是指由包含碳的氣體構成的環境。作為所述包含碳的氣體,可列舉:甲烷氣體、乙烷氣體、丙烷氣體等。其中,就提昇碳對矽晶圓11的反應效率的觀點而言,較佳為使用丙烷氣體或乙烷氣體。
In the present invention, the "carbon-containing gas environment" refers to an environment composed of a gas containing carbon. Examples of the gas containing carbon include methane gas, ethane gas, and propane gas. Among them, from the viewpoint of improving the reaction efficiency of carbon to the
另外,矽晶圓11的氧濃度較佳為1×1017atoms/cm3以上且1×1018atoms/cm3以下。藉此,能夠在抑制滑移(slip)的產生的同時,抑制因氧析出而引起的磊晶缺陷的形成。
In addition, the oxygen concentration of the
如上所述,在本發明中,重要的是將含碳氣體環境下的熱處理溫度設為800℃以上且980℃以下。在熱處理溫度未滿800℃的情況下,無法使構成含碳氣體環境的包含碳的氣體、例如甲烷氣體分解,而無法使碳自矽晶圓11的表面擴散至晶圓內部。
As described above, in the present invention, it is important to set the heat treatment temperature in a carbon-containing gas environment to 800°C or more and 980°C or less. When the heat treatment temperature is less than 800° C., the carbon-containing gas constituting the carbon-containing gas environment, such as methane gas, cannot be decomposed, and carbon cannot be diffused from the surface of the
另一方面,在熱處理溫度超過980℃的情況下,由於熱能高,故所形成的碳擴散層12中的矽昇華。其結果,碳擴散層12中所殘留的碳彼此鍵結而析出,矽的結晶結構混亂,在形成於碳擴散層12上的矽磊晶層13中形成大量的磊晶缺陷。因此,熱處理溫度設為800℃以上且980℃以下。熱處理溫度更佳設為800℃以上且950℃以下。
On the other hand, when the heat treatment temperature exceeds 980° C., since the heat energy is high, the silicon in the formed
藉由在所述範圍的溫度下進行熱處理,能夠在不擾亂矽晶圓11的表層部的結晶結構的情況下使碳擴散至晶圓內部而形成碳擴散層12。而且,碳擴散層12中所含的碳的濃度成為1×1017atoms/cm3以上且1×1020atoms/cm3以下,能夠使碳擴散層12中含有對於重金屬的吸除而言充分濃度的碳。再者,所述碳濃度為矽晶圓11的內部的最大濃度,且碳濃度在矽晶圓11與矽磊晶層13的界面處最大(峰值)。
By performing the heat treatment at the temperature in the above-mentioned range, it is possible to diffuse carbon into the inside of the wafer without disturbing the crystal structure of the surface layer portion of the
另外,熱處理時間較佳設為1分鐘以上且40分鐘以下。藉由將熱處理時間設為1分鐘以上,能夠使含碳氣體環境中的碳自矽晶圓11的表面充分擴散,從而在矽晶圓11的表層部形成包含高濃度的碳的碳擴散層12。藉由將熱處理時間設為1分鐘以上,碳擴散層12的厚度成為20nm以上。另外,即使進行超過40分鐘的熱處理,碳向晶圓內部的擴散亦飽和。因此,熱處理時間的上限較佳設為40分鐘以下。所形成的碳擴散層12的厚度的上限大致為200nm。
In addition, the heat treatment time is preferably set to 1 minute or more and 40 minutes or less. By setting the heat treatment time to 1 minute or more, carbon in a carbon-containing gas atmosphere can be sufficiently diffused from the surface of the
再者,如圖2所示,不僅在矽晶圓11的表面11a側的表層部,而且在背面11b側的表層部亦可形成碳擴散層12。藉此,關於所形成的背面11b側的表層部的碳擴散層12,亦可用作吸除層,可進一步提高吸除能力。
Furthermore, as shown in FIG. 2, the
另外,碳擴散層12亦可僅形成於矽晶圓11的表面11a側的表層部。藉此,可抑制由碳造成的污染。再者,碳擴散層12亦可形成於邊緣區域11c。
In addition, the
關於碳擴散層12的僅在矽晶圓11的表面11a側的表層部的形成,例如可使用如圖3所示的基座而非藉由線接觸支撐矽晶圓11的邊緣區域11c的類型的基座來進行。即,圖3所示的基座20具有由側壁21a及底面21b劃分的凹部21,且底面21b具有比矽晶圓11大的直徑。藉由在此種基座20的底面21b上配置矽晶圓11,並在使背面11b與底面21b接觸的狀態下進行熱處理,能夠僅在表面11a側的表層部形成碳擴散層12。
Regarding the formation of the surface layer portion of the
另外,如圖4所示,藉由在矽晶圓11的背面11b上形成保護膜14(第三步驟),並在形成有保護膜14的狀態下進行所述熱處理,能夠僅在矽晶圓11的表面11a側的表層部形成碳擴散層12。所形成的保護膜14可在後述的第二步驟之前或之後,例如進行研磨而去除(第四步驟)。另外,作為保護膜14,只要是能夠防止碳的擴散的膜即可,可應用氧化膜或氮化膜等。
In addition, as shown in FIG. 4, by forming a
進而,亦可藉由在矽晶圓11的表面11a側及背面11b側兩者的表層部暫時形成碳擴散層12後,將形成於背面11b側的表層部的碳擴散層12去除,而僅在表面11a側的表層部形成碳擴散層12。關於形成於背面11b側的表層部的碳擴散層12的去除,可在後述的第二步驟之前或之後,例如進行研磨而去除(第五步驟)。
Furthermore, after temporarily forming the
此外,為了使碳擴散層12僅形成於矽晶圓11的表面11a側的表層部,如圖5所示,亦可準備使背面11b彼此重疊的兩片矽晶圓11,並在第一步驟中,將碳擴散層12形成於兩片矽晶圓
11各自的表面11a側的表層部。該情況下,在第一步驟之後將兩片矽晶圓相互剝離(第六步驟),在第二步驟中,在形成於表面11a側的表層部的碳擴散層12上形成矽磊晶層13。
In addition, in order to form the
再者,在以所述方式僅將碳擴散層12形成於矽晶圓11的表面11a側的表層部的情況下,在對晶圓11的外周部進行了倒角加工的邊緣區域11c的表層部亦形成碳擴散層12。形成於該邊緣區域11c的碳擴散層12的碳由於受到在之後的元件處理過程中實施的熱處理而向外擴散至晶圓外,有碳被吸收至矽磊晶層(元件形成區域)13的擔憂。因此,較佳為在後述的第二步驟之前,將形成於邊緣區域11c的表層部的碳擴散層12去除(第七步驟)。該形成於邊緣區域11c的表層部的碳擴散層12能夠藉由研磨而去除。
Furthermore, in the case where the
所述第一步驟可在進行後述第二步驟的磊晶成長爐內進行。具體而言,首先,將矽晶圓11導入至磊晶成長爐,並在爐內導入氫氣,昇溫至1100℃~1150℃來進行氫烘烤,將矽晶圓11表面的自然氧化膜去除。繼而,將爐內的溫度降溫至800℃~980℃的溫度,在爐內導入氫氣(載氣)及甲烷氣體等含碳氣體,例如保持1分鐘。藉此,使碳自矽晶圓11的表面擴散至晶圓內部,能夠至少在表面11a上形成碳擴散層12。接著,可進行第二步驟的矽磊晶層13的形成。
The first step can be performed in an epitaxial growth furnace where the second step described later is performed. Specifically, first, the
另外,第一步驟可藉由如下方式進行:將作為基板的矽晶圓11導入至能夠導入含碳氣體的專用的熱處理裝置內,繼而在
爐內導入含碳氣體而使爐內成為含碳氣體環境,然後昇溫至規定的熱處理溫度。熱處理裝置並無特別限定,可使用立式或臥式的裝置。另外,亦可使用如快速熱退火(rapid thermal anneal,RTA)裝置般處理一片晶圓的裝置,但較佳為使用能夠同時對多片晶圓進行熱處理的批次式熱處理裝置。該情況下,可將熱處理後的矽晶圓11導入至磊晶成長爐內進行第二步驟。
In addition, the first step can be performed by introducing the
<第二步驟> <Second step>
接著,在第一步驟中形成於表面11a側的表層部的碳擴散層12上,以900℃以上且1000℃以下的溫度形成矽磊晶層13(圖1中的(c))。此可藉由例如CVD法等氣相成長法來進行。
Next, in the first step, the
具體而言,將在第一步驟中形成有碳擴散層12的矽晶圓11導入至磊晶成長爐內,並在爐內導入氫氣,昇溫至1100℃~1150℃左右來進行氫烘烤,將矽晶圓11表面的自然氧化膜去除。繼而,例如以氫氣為載氣,將甲矽烷氣體(SiH4)、二氯矽烷氣體(SiH2Cl2)等可在900℃以上且1000℃以下分解的矽烷系氣體作為源氣體導入至爐內。藉此,能夠在碳擴散層12上形成矽磊晶層13。另外,就使碳擴散層12中的氫濃度增加的觀點而言,較佳為使用氫鍵多的甲矽烷氣體(SiH4)。
Specifically, the
矽磊晶層13的厚度可根據設計適當地設定,例如可設為1μm~15μm的範圍內。另外,關於矽磊晶層13的電阻率,亦可根據設計適當地設定。
The thickness of the
在矽磊晶層13的形成溫度未滿900℃的情況下,無法良
好地進行作為源氣體的矽烷系氣體的分解。另外,在矽磊晶層13的形成溫度超過1000℃的情況下,在第一步驟中形成的碳擴散層12中的矽昇華,且碳彼此鍵結而析出。其結果,矽的結晶結構混亂,在形成於碳擴散層12上的矽磊晶層13形成大量的磊晶缺陷。因此,將矽磊晶層13的形成溫度設為900℃以上且1000℃以下。
In the case where the formation temperature of the
如此可製造本發明的磊晶矽晶圓1。在所形成的碳擴散層12中,捕獲源氣體中所含的氫或作為載氣的氫氣的氫。被捕獲至該碳擴散層12內的氫具有如下作用:在元件形成步驟的熱處理中擴散至矽磊晶層13內,將矽磊晶層13內的缺陷鈍化(passivate)。在本發明中,在900℃以上且1000℃以下的比較低的溫度下進行矽磊晶層13的形成。因此,與在1150℃左右的高溫下形成矽磊晶層13的情況相比,能夠使碳擴散層12捕獲高濃度的氫,能夠提高缺陷的鈍化效果。
In this way, the
此處,被碳擴散層12捕獲的氫的峰值濃度為1×1018atoms/cm3以上且1×1020atoms/cm3以下。再者,所述氫濃度為矽晶圓11的內部的最大濃度,且氫濃度在碳擴散層12內最大(峰值)。
Here, the peak concentration of hydrogen trapped by the
(磊晶矽晶圓) (Epitaxial silicon wafer)
接著,對本發明的磊晶矽晶圓進行說明。本發明的磊晶矽晶圓1具有:碳擴散層12,形成於具有表面11a、背面11b及邊緣區域11c的矽晶圓11的至少表面11a側的表層部;以及矽磊晶層13,形成於表面11a側的表層部的碳擴散層12上。此處,本發明
的磊晶矽晶圓1的特徵在於:碳擴散層12的碳峰值濃度為1×1017atoms/cm3以上且1×1020atoms/cm3以下,碳擴散層12的氫峰值濃度為1×1018atoms/cm3以上且1×1020atoms/cm3以下。
Next, the epitaxial silicon wafer of the present invention will be described. The
如上所述,在本發明的磊晶矽晶圓的製造方法中,在800℃以上且980℃以下的比較低的溫度下進行含碳氣體環境下的矽晶圓11的熱處理。藉此,碳擴散層12的碳峰值濃度成為1×1017atoms/cm3以上且1×1020atoms/cm3以下,碳擴散層12具有高吸除能力。
As described above, in the method for manufacturing an epitaxial silicon wafer of the present invention, the heat treatment of the
另外,不僅所述比較低的溫度下的熱處理,關於矽磊晶層13的形成,亦在比較低的溫度下進行。其結果,磊晶缺陷的形成得到抑制,磊晶缺陷以90nm以上的尺寸計為四個以下。如此,本發明的磊晶矽晶圓1不僅磊晶缺陷少,而且具有高吸除能力。
In addition, not only the heat treatment at the relatively low temperature, but also the formation of the
碳擴散層12的厚度為20nm以上且200nm以下。另外,碳擴散層12含有1×1018atoms/cm3以上且1×1020atoms/cm3以下的高峰值濃度的氫,從而具有當進行元件形成步驟的熱處理時在矽磊晶層13內擴散,將缺陷鈍化的作用。
The thickness of the
可僅在矽晶圓11的表面11a側的表層部具有碳擴散層12,亦可在表面11a側及背面11b側兩者的表層部具有碳擴散層12。另外,較佳設為碳擴散層12不形成於邊緣區域11c的表層部。
The
以下,對本發明的實施例進行說明,但本發明並不限定於實施例。 Hereinafter, examples of the present invention will be described, but the present invention is not limited to the examples.
(發明例1) (Invention example 1)
首先,作為磊晶矽晶圓的基板,準備對藉由CZ法而育成的單晶矽錠實施晶圓加工所獲得的直徑200mm的n型矽晶圓(電阻率:50Ω.cm,摻雜劑:磷,磷濃度:8.6×1013atoms/cm3,氧濃度:9×1017atoms/cm3)。將該矽晶圓導入至熱處理爐內,並載置於圖3所示的基座上。繼而,在爐內導入乙烷氣體而形成乙烷氣體環境後,將爐內的溫度昇溫至800℃,對矽晶圓實施1分鐘的熱處理,在矽晶圓的表面側的表層部形成碳擴散層。繼而,將形成有碳擴散層的矽晶圓自熱處理爐中取出後,將形成有碳擴散層的矽晶圓導入至磊晶成長爐內,在爐內導入氫氣。然後,將爐內的溫度降溫至980℃後,將氫氣作為載氣、將甲矽烷氣體(SiH4)作為源氣體、將磷化氫(PH4)作為摻雜氣體導入至爐內,在碳擴散層上形成n型的矽磊晶層(摻雜劑:磷,電阻率:10Ω.cm,厚度:4μm)。如此,獲得發明例1的磊晶矽晶圓。 First, as the substrate of the epitaxial silicon wafer, an n-type silicon wafer with a diameter of 200 mm (resistivity: 50 Ω·cm, dopant) obtained by wafer processing of a single crystal silicon ingot grown by the CZ method is prepared. : Phosphorus, phosphorus concentration: 8.6×10 13 atoms/cm 3 , oxygen concentration: 9×10 17 atoms/cm 3 ). The silicon wafer is introduced into the heat treatment furnace and placed on the susceptor shown in FIG. 3. Then, after introducing ethane gas into the furnace to create an ethane gas atmosphere, the temperature in the furnace was raised to 800°C, and the silicon wafer was heat-treated for 1 minute to form carbon diffusion on the surface of the silicon wafer. Floor. Then, after the silicon wafer with the carbon diffusion layer formed is taken out of the heat treatment furnace, the silicon wafer with the carbon diffusion layer formed is introduced into the epitaxial growth furnace, and hydrogen is introduced into the furnace. Then, after the temperature in the furnace was lowered to 980°C, hydrogen was used as the carrier gas, silane gas (SiH 4 ) was used as the source gas, and phosphine (PH 4 ) was introduced into the furnace as the doping gas. An n-type silicon epitaxial layer (dopant: phosphorus, resistivity: 10Ω·cm, thickness: 4μm) is formed on the diffusion layer. In this way, the epitaxial silicon wafer of Inventive Example 1 was obtained.
(發明例2) (Invention example 2)
與發明例1同樣地製作了磊晶矽晶圓。但是,將第一步驟的熱處理溫度設為950℃,獲得發明例2的磊晶矽晶圓。其他條件與發明例1完全相同。 The epitaxial silicon wafer was produced in the same manner as in Invention Example 1. However, the heat treatment temperature in the first step was set to 950° C., and the epitaxial silicon wafer of Inventive Example 2 was obtained. The other conditions are exactly the same as Inventive Example 1.
(發明例3) (Invention example 3)
與發明例1同樣地製作了磊晶矽晶圓。但是,將第一步驟的熱處理溫度設為980℃,獲得發明例3的磊晶矽晶圓。其他條件與發明例1完全相同。 The epitaxial silicon wafer was produced in the same manner as in Invention Example 1. However, the heat treatment temperature in the first step was set to 980° C., and the epitaxial silicon wafer of Inventive Example 3 was obtained. The other conditions are exactly the same as Inventive Example 1.
(比較例1) (Comparative example 1)
與發明例1同樣地製作了磊晶矽晶圓。但是,將第一步驟的熱處理溫度設為750℃,獲得比較例1的磊晶矽晶圓。其他條件與發明例1完全相同。 The epitaxial silicon wafer was produced in the same manner as in Invention Example 1. However, the heat treatment temperature of the first step was set to 750° C., and the epitaxial silicon wafer of Comparative Example 1 was obtained. The other conditions are exactly the same as Inventive Example 1.
(比較例2) (Comparative example 2)
與發明例1同樣地製作了磊晶矽晶圓。但是,將第一步驟的熱處理溫度設為1000℃,獲得比較例2的磊晶矽晶圓。其他條件與發明例1完全相同。 The epitaxial silicon wafer was produced in the same manner as in Invention Example 1. However, the heat treatment temperature in the first step was set to 1000° C., and the epitaxial silicon wafer of Comparative Example 2 was obtained. The other conditions are exactly the same as Inventive Example 1.
(比較例3) (Comparative example 3)
與發明例1同樣地製作了磊晶矽晶圓。但是,將第一步驟的熱處理溫度設為1100℃,獲得比較例3的磊晶矽晶圓。 The epitaxial silicon wafer was produced in the same manner as in Invention Example 1. However, the heat treatment temperature in the first step was set to 1100° C., and the epitaxial silicon wafer of Comparative Example 3 was obtained.
(發明例4) (Invention example 4)
與發明例2同樣地製作了磊晶矽晶圓。但是,將第二步驟的磊晶層的形成溫度設為900℃,獲得發明例4的磊晶矽晶圓。其他條件與發明例2完全相同。 The epitaxial silicon wafer was produced in the same manner as in Invention Example 2. However, by setting the formation temperature of the epitaxial layer in the second step to 900° C., an epitaxial silicon wafer of Inventive Example 4 was obtained. The other conditions are exactly the same as in Inventive Example 2.
(發明例5) (Invention Example 5)
與發明例2同樣地製作了磊晶矽晶圓。但是,將第二步驟的矽磊晶層的形成溫度設為1000℃,獲得發明例5的磊晶矽晶圓。其他條件與發明例2完全相同。 The epitaxial silicon wafer was produced in the same manner as in Invention Example 2. However, the formation temperature of the silicon epitaxial layer in the second step was set to 1000° C., and the epitaxial silicon wafer of Inventive Example 5 was obtained. The other conditions are exactly the same as in Inventive Example 2.
(比較例4) (Comparative Example 4)
與發明例2同樣地製作了磊晶矽晶圓。但是,將第二步驟的磊晶層的形成溫度設為850℃。其結果,無法使矽磊晶層成長。 The epitaxial silicon wafer was produced in the same manner as in Invention Example 2. However, the formation temperature of the epitaxial layer in the second step was set to 850°C. As a result, the silicon epitaxial layer cannot be grown.
(比較例5) (Comparative Example 5)
與發明例2同樣地製作了磊晶矽晶圓。但是,將第二步驟的磊晶層的形成溫度設為1180℃,獲得比較例5的磊晶矽晶圓。其他條件與發明例2完全相同。 The epitaxial silicon wafer was produced in the same manner as in Invention Example 2. However, the formation temperature of the epitaxial layer in the second step was set to 1180° C., and the epitaxial silicon wafer of Comparative Example 5 was obtained. The other conditions are exactly the same as in Inventive Example 2.
<磊晶缺陷的評價> <Evaluation of epitaxial defects>
關於所述發明例1~發明例5及比較例1~比較例3、比較例5的各磊晶矽晶圓,對形成於矽磊晶層的磊晶缺陷的數量進行評價。具體而言,使用表面缺陷檢查裝置(科磊(KLA-Tencor)公司製造:薩福斯堪(Surfscan)SP-2),對各樣品的磊晶晶圓的表面進行觀察評價,調查90nm尺寸以上的亮點缺陷(Light Point Defect,LPD)的產生狀況。此時,觀察模式是設為傾斜(Oblique)模式(傾斜入射模式),表面凹坑(pit)的推定是基於寬/窄(Wide Narrow)通道(channel)的檢測尺寸比來進行。繼而,使用掃描型電子顯微鏡(Scanning Electron Microscope,SEM),對LPD的產生部位進行觀察評價,並評估LPD是否為積層缺陷(Stacking Fault,SF)。將檢測到的磊晶缺陷的個數(個/晶圓)示於表1。 Regarding each of the epitaxial silicon wafers of Inventive Example 1 to Inventive Example 5, Comparative Example 1 to Comparative Example 3, and Comparative Example 5, the number of epitaxial defects formed in the epitaxial silicon layer was evaluated. Specifically, using a surface defect inspection device (manufactured by KLA-Tencor: Surfscan SP-2), the surface of the epitaxial wafer of each sample was observed and evaluated, and the size of 90nm or more was investigated. The occurrence of the light point defect (LPD). At this time, the observation mode is set to the oblique mode (oblique incident mode), and the estimation of surface pits is performed based on the detection size ratio of the wide/narrow (Wide Narrow) channel. Then, a scanning electron microscope (Scanning Electron Microscope, SEM) was used to observe and evaluate the location where the LPD was generated, and to evaluate whether the LPD was a stacking fault (SF). The number of detected epitaxial defects (pieces/wafer) is shown in Table 1.
如根據表1而明確般,關於發明例1~發明例5及比較例1,每一片晶圓中的磊晶缺陷的形成未滿5個。另一方面,關於熱處理溫度為1000℃以上的比較例2及比較例3、以及矽磊晶層的形成溫度超過1000℃的比較例5,形成了大量的磊晶缺陷。認為其原因在於:所形成的碳擴散層的矽昇華,且碳析出。 As is clear from Table 1, regarding Inventive Example 1 to Inventive Example 5 and Comparative Example 1, the formation of epitaxial defects per wafer is less than five. On the other hand, in Comparative Example 2 and Comparative Example 3 in which the heat treatment temperature was 1000° C. or higher, and Comparative Example 5 in which the formation temperature of the silicon epitaxial layer exceeded 1000° C., a large number of epitaxial defects were formed. It is considered that the reason is that the silicon of the formed carbon diffusion layer sublimates and carbon precipitates.
<吸除能力的評價> <Evaluation of Absorption Ability>
關於所述發明例1~發明例5、比較例1~比較例3、比較例5的各磊晶矽晶圓,進行吸除能力的評價。具體而言,利用鎳(Ni)污染液(1.0×1013/cm2),使用旋塗污染法將各磊晶晶圓的磊晶層表面故意污染,接著在氮環境中實施1000℃、3分鐘的擴散熱處理。其後,進行3分鐘的光蝕刻,使用光學顯微鏡來觀察可在磊晶層表面上觀察到的凹坑,藉由凹坑的有無來評價吸除能力。將評價結果示於表1。 With respect to each of the epitaxial silicon wafers of Inventive Example 1 to Inventive Example 5, Comparative Example 1 to Comparative Example 3, and Comparative Example 5, the gettering ability was evaluated. Specifically, a nickel (Ni) contamination solution (1.0×10 13 /cm 2 ) was used to deliberately contaminate the surface of the epitaxial layer of each epitaxial wafer using the spin-coating contamination method, and then the surface of the epitaxial layer of each epitaxial wafer was deliberately contaminated, and then subjected to 1000℃, 3 Minutes of diffusion heat treatment. After that, photolithography was performed for 3 minutes, and the pits that can be observed on the surface of the epitaxial layer were observed using an optical microscope, and the gettering ability was evaluated by the presence or absence of the pits. The evaluation results are shown in Table 1.
如根據表1而明確般,關於發明例1~發明例5、比較 例2、比較例3及比較例5,未觀察到凹坑,但關於熱處理溫度低至750℃的比較例1,觀察到凹坑,吸除能力不充分。認為其原因在於:在比較例1中,熱處理溫度低,因此無法使碳充分擴散至晶圓內部。 As clear from Table 1, about invention example 1 to invention example 5, comparison In Example 2, Comparative Example 3, and Comparative Example 5, pits were not observed, but in Comparative Example 1, where the heat treatment temperature was as low as 750°C, pits were observed, and the absorption ability was insufficient. It is considered that this is because in Comparative Example 1, the heat treatment temperature is low, and therefore carbon cannot be sufficiently diffused into the inside of the wafer.
<碳濃度及氫濃度的評價> <Evaluation of Carbon Concentration and Hydrogen Concentration>
關於發明例1~發明例5、比較例1~比較例3、比較例5,對所獲得的磊晶矽晶圓進行二次離子質譜法(Secondary Ion Mass Spectrometry,SIMS)測定,測定碳濃度及氫濃度。將所獲得的碳濃度及氫濃度示於表1。另外,將發明例2的磊晶矽晶圓中的碳及氫的濃度分佈示於圖6。 Regarding Invention Example 1 to Invention Example 5, Comparative Example 1 to Comparative Example 3, and Comparative Example 5, the obtained epitaxial silicon wafer was subjected to Secondary Ion Mass Spectrometry (SIMS) measurement to measure the carbon concentration and Hydrogen concentration. Table 1 shows the obtained carbon concentration and hydrogen concentration. In addition, the concentration distribution of carbon and hydrogen in the epitaxial silicon wafer of Inventive Example 2 is shown in FIG. 6.
如表1所示,關於發明例1~發明例5及熱處理溫度高的比較例2、比較例3、比較例5,碳濃度為5×1018atoms/cm3以上,具有高吸除能力。相對於此,關於比較例1,由於熱處理溫度低,無法使碳充分擴散至晶圓內部,吸除能力不充分。 As shown in Table 1, regarding Inventive Examples 1 to 5 and Comparative Example 2, Comparative Example 3, and Comparative Example 5 where the heat treatment temperature is high, the carbon concentration is 5×10 18 atoms/cm 3 or more, and the carbon concentration is high. In contrast, with respect to Comparative Example 1, since the heat treatment temperature was low, carbon could not be sufficiently diffused into the inside of the wafer, and the gettering ability was insufficient.
另外,關於氫濃度,在吸除能力高的發明例1~發明例5中,熱處理溫度比較低的發明例1為1018atoms/cm3級別,但發明例2~發明例5為1019atoms/cm3級別,碳擴散層含有高濃度的氫。另外,關於矽磊晶層的形成溫度在本發明所規定的範圍內的比較例2及比較例3,氫濃度亦為1019atoms/cm3級別。 In addition, regarding the hydrogen concentration, in Invention Example 1 to Invention Example 5 with high absorption capacity, Invention Example 1 where the heat treatment temperature is relatively low is 10 18 atoms/cm 3 grade, but Invention Example 2 to Invention Example 5 are 10 19 atoms. /cm 3 level, the carbon diffusion layer contains a high concentration of hydrogen. In addition, regarding Comparative Example 2 and Comparative Example 3 in which the formation temperature of the silicon epitaxial layer is within the range specified by the present invention, the hydrogen concentration is also on the order of 10 19 atoms/cm 3 .
根據本發明,能夠在抑制磊晶缺陷的形成的同時製造具有高吸除能力的磊晶矽晶圓,因此可有效用於半導體晶圓製造業 中。 According to the present invention, it is possible to manufacture epitaxial silicon wafers with high gettering ability while suppressing the formation of epitaxial defects, so it can be effectively used in semiconductor wafer manufacturing in.
1:磊晶矽晶圓 1: epitaxial silicon wafer
11:矽晶圓 11: Silicon wafer
11a:表面 11a: surface
11b:背面 11b: back
11c:邊緣區域 11c: marginal area
12:碳擴散層 12: Carbon diffusion layer
13:矽磊晶層 13: Silicon epitaxial layer
Claims (13)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2018169720A JP7035925B2 (en) | 2018-09-11 | 2018-09-11 | Manufacturing method of epitaxial silicon wafer and epitaxial silicon wafer |
JP2018-169720 | 2018-09-11 |
Publications (2)
Publication Number | Publication Date |
---|---|
TW202010854A TW202010854A (en) | 2020-03-16 |
TWI726344B true TWI726344B (en) | 2021-05-01 |
Family
ID=69778521
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW108122837A TWI726344B (en) | 2018-09-11 | 2019-06-28 | Method for manufacturing epitaxial silicon wafer and epitaxial silicon wafer |
Country Status (5)
Country | Link |
---|---|
JP (1) | JP7035925B2 (en) |
KR (1) | KR102532382B1 (en) |
CN (1) | CN112514036B (en) |
TW (1) | TWI726344B (en) |
WO (1) | WO2020054149A1 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP7463911B2 (en) | 2020-08-26 | 2024-04-09 | 信越半導体株式会社 | Method for manufacturing silicon single crystal substrate and method for manufacturing silicon epitaxial wafer |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2010034330A (en) * | 2008-07-29 | 2010-02-12 | Sumco Corp | Epitaxial wafer and method of manufacturing the same |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0567546A (en) * | 1991-09-06 | 1993-03-19 | Hitachi Ltd | Semiconductor substrate and its manufacture |
JP3384506B2 (en) | 1993-03-30 | 2003-03-10 | ソニー株式会社 | Semiconductor substrate manufacturing method |
JP4120163B2 (en) * | 2000-12-15 | 2008-07-16 | 株式会社Sumco | Si epitaxial wafer manufacturing method and Si epitaxial wafer |
JP5396737B2 (en) * | 2008-04-04 | 2014-01-22 | 株式会社Sumco | Epitaxial silicon wafer and manufacturing method thereof |
KR20140009565A (en) * | 2011-05-13 | 2014-01-22 | 가부시키가이샤 사무코 | Method for manufacturing semiconductor epitaxial wafer, semiconductor epitaxial wafer, and method for manufacturing solid-state image pickup element |
JP2013051348A (en) * | 2011-08-31 | 2013-03-14 | Sumco Corp | Epitaxial wafer and method for producing the same |
JP6056772B2 (en) * | 2014-01-07 | 2017-01-11 | 株式会社Sumco | Epitaxial wafer manufacturing method and epitaxial wafer |
-
2018
- 2018-09-11 JP JP2018169720A patent/JP7035925B2/en active Active
-
2019
- 2019-06-05 WO PCT/JP2019/022349 patent/WO2020054149A1/en active Application Filing
- 2019-06-05 CN CN201980037347.4A patent/CN112514036B/en active Active
- 2019-06-05 KR KR1020207035212A patent/KR102532382B1/en active IP Right Grant
- 2019-06-28 TW TW108122837A patent/TWI726344B/en active
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2010034330A (en) * | 2008-07-29 | 2010-02-12 | Sumco Corp | Epitaxial wafer and method of manufacturing the same |
Also Published As
Publication number | Publication date |
---|---|
CN112514036B (en) | 2024-02-20 |
TW202010854A (en) | 2020-03-16 |
WO2020054149A1 (en) | 2020-03-19 |
JP7035925B2 (en) | 2022-03-15 |
JP2020043232A (en) | 2020-03-19 |
KR102532382B1 (en) | 2023-05-15 |
KR20210008389A (en) | 2021-01-21 |
CN112514036A (en) | 2021-03-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20200203418A1 (en) | Method of producing semiconductor epitaxial wafer, semiconductor epitaxial water, and method of producing solid-state image sensing device | |
CN106233426B (en) | The manufacturing method and attaching type SOI wafer of attaching type SOI wafer | |
USRE49657E1 (en) | Epitaxial wafer manufacturing method and epitaxial wafer | |
US10483128B2 (en) | Epitaxially coated semiconductor wafer, and method for producing an epitaxially coated semiconductor wafer | |
JP3381816B2 (en) | Semiconductor substrate manufacturing method | |
JP2010034330A (en) | Epitaxial wafer and method of manufacturing the same | |
TWI726344B (en) | Method for manufacturing epitaxial silicon wafer and epitaxial silicon wafer | |
US8659020B2 (en) | Epitaxial silicon wafer and method for manufacturing same | |
JP2009164590A (en) | Epitaxial wafer and method of producing the same | |
JP2009200231A (en) | Epitaxial wafer and method of manufacturing the same | |
JP6604300B2 (en) | Manufacturing method of silicon bonded wafer | |
JP3298467B2 (en) | Manufacturing method of epitaxial wafer | |
US8420514B2 (en) | Epitaxial silicon wafer and method for manufacturing same | |
TW202230462A (en) | Method for manufacturing epitaxial wafer | |
JP2015204316A (en) | Silicon wafer and method for manufacturing the same | |
CN110010445B (en) | Method for manufacturing support substrate for bonded wafer and method for manufacturing bonded wafer | |
TW202130845A (en) | Epitaxial wafer manufacturing method and epitaxial wafer | |
JP6848900B2 (en) | A method for evaluating the gettering ability of a semiconductor wafer and a method for manufacturing a semiconductor wafer using the evaluation method. | |
KR100827038B1 (en) | Manufacturing method of silicon epitaxial wafer without haze | |
JP2011108860A (en) | Method of manufacturing solid-state image pickup element | |
JP4826993B2 (en) | Method for producing p-type silicon single crystal wafer | |
JP2011108745A (en) | Epitaxial wafer, and method of manufacturing the same | |
JP2001077119A (en) | Epitaxial silicon wafer and its manufacture | |
JP2012079938A (en) | Epitaxial wafer and manufacturing method therefor | |
JP2011187694A (en) | Gettering method, and method for manufacturing semiconductor substrate using the same |