TWI717690B - Planarization for semiconductor device package fabrication processes - Google Patents
Planarization for semiconductor device package fabrication processes Download PDFInfo
- Publication number
- TWI717690B TWI717690B TW108105230A TW108105230A TWI717690B TW I717690 B TWI717690 B TW I717690B TW 108105230 A TW108105230 A TW 108105230A TW 108105230 A TW108105230 A TW 108105230A TW I717690 B TWI717690 B TW I717690B
- Authority
- TW
- Taiwan
- Prior art keywords
- liquid
- substrate
- planarization
- adjacent features
- area
- Prior art date
Links
- 238000000034 method Methods 0.000 title claims abstract description 72
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 22
- 239000004065 semiconductor Substances 0.000 title claims abstract description 10
- 230000008569 process Effects 0.000 title claims description 38
- 239000000758 substrate Substances 0.000 claims abstract description 118
- 239000007788 liquid Substances 0.000 claims abstract description 79
- 239000000463 material Substances 0.000 claims abstract description 73
- 239000011343 solid material Substances 0.000 claims abstract description 12
- 229920005989 resin Polymers 0.000 claims abstract 2
- 239000011347 resin Substances 0.000 claims abstract 2
- 230000009969 flowable effect Effects 0.000 claims description 22
- 238000010438 heat treatment Methods 0.000 claims description 19
- 238000012545 processing Methods 0.000 claims description 13
- 238000004528 spin coating Methods 0.000 claims description 13
- 238000003825 pressing Methods 0.000 claims description 10
- 239000002243 precursor Substances 0.000 claims description 9
- 239000007921 spray Substances 0.000 claims description 8
- 239000004642 Polyimide Substances 0.000 claims description 5
- 229920001721 polyimide Polymers 0.000 claims description 5
- 239000003822 epoxy resin Substances 0.000 claims 1
- 229920000647 polyepoxide Polymers 0.000 claims 1
- 235000012431 wafers Nutrition 0.000 claims 1
- 239000003989 dielectric material Substances 0.000 abstract description 10
- 238000004806 packaging method and process Methods 0.000 abstract description 10
- 230000015572 biosynthetic process Effects 0.000 abstract description 4
- 239000002861 polymer material Substances 0.000 description 66
- 239000010410 layer Substances 0.000 description 35
- 238000001723 curing Methods 0.000 description 9
- 229910052751 metal Inorganic materials 0.000 description 8
- 239000002184 metal Substances 0.000 description 8
- 238000000206 photolithography Methods 0.000 description 8
- 230000007246 mechanism Effects 0.000 description 7
- 229920000642 polymer Polymers 0.000 description 7
- 238000000059 patterning Methods 0.000 description 6
- 238000011049 filling Methods 0.000 description 4
- 239000011521 glass Substances 0.000 description 4
- NIXOWILDQLNWCW-UHFFFAOYSA-M Acrylate Chemical compound [O-]C(=O)C=C NIXOWILDQLNWCW-UHFFFAOYSA-M 0.000 description 3
- 239000004593 Epoxy Substances 0.000 description 3
- 239000002904 solvent Substances 0.000 description 3
- 238000012876 topography Methods 0.000 description 3
- 239000012780 transparent material Substances 0.000 description 3
- JOYRKODLDBILNP-UHFFFAOYSA-N Ethyl urethane Chemical compound CCOC(N)=O JOYRKODLDBILNP-UHFFFAOYSA-N 0.000 description 2
- 239000004812 Fluorinated ethylene propylene Substances 0.000 description 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 239000012790 adhesive layer Substances 0.000 description 2
- 230000002411 adverse Effects 0.000 description 2
- 238000003491 array Methods 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- 239000004205 dimethyl polysiloxane Substances 0.000 description 2
- 239000007789 gas Substances 0.000 description 2
- 238000000465 moulding Methods 0.000 description 2
- 238000005192 partition Methods 0.000 description 2
- 229920009441 perflouroethylene propylene Polymers 0.000 description 2
- 229920000435 poly(dimethylsiloxane) Polymers 0.000 description 2
- 230000005855 radiation Effects 0.000 description 2
- 238000009987 spinning Methods 0.000 description 2
- 238000012546 transfer Methods 0.000 description 2
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 1
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- VGGSQFUCUMXWEO-UHFFFAOYSA-N Ethene Chemical compound C=C VGGSQFUCUMXWEO-UHFFFAOYSA-N 0.000 description 1
- 239000005977 Ethylene Substances 0.000 description 1
- 238000003848 UV Light-Curing Methods 0.000 description 1
- 230000001133 acceleration Effects 0.000 description 1
- WYTGDNHDOZPMIW-RCBQFDQVSA-N alstonine Natural products C1=CC2=C3C=CC=CC3=NC2=C2N1C[C@H]1[C@H](C)OC=C(C(=O)OC)[C@H]1C2 WYTGDNHDOZPMIW-RCBQFDQVSA-N 0.000 description 1
- 239000012300 argon atmosphere Substances 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 230000006835 compression Effects 0.000 description 1
- 238000007906 compression Methods 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000009826 distribution Methods 0.000 description 1
- 238000007606 doctor blade method Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000008030 elimination Effects 0.000 description 1
- 238000003379 elimination reaction Methods 0.000 description 1
- HQQADJVZYDDRJT-UHFFFAOYSA-N ethene;prop-1-ene Chemical group C=C.CC=C HQQADJVZYDDRJT-UHFFFAOYSA-N 0.000 description 1
- 239000000945 filler Substances 0.000 description 1
- XUCNUKMRBVNAPB-UHFFFAOYSA-N fluoroethene Chemical group FC=C XUCNUKMRBVNAPB-UHFFFAOYSA-N 0.000 description 1
- 239000011229 interlayer Substances 0.000 description 1
- 238000000608 laser ablation Methods 0.000 description 1
- 238000011068 loading method Methods 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- QSHDDOUJBYECFT-UHFFFAOYSA-N mercury Chemical compound [Hg] QSHDDOUJBYECFT-UHFFFAOYSA-N 0.000 description 1
- 229910052753 mercury Inorganic materials 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910052757 nitrogen Inorganic materials 0.000 description 1
- 239000012299 nitrogen atmosphere Substances 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 230000008520 organization Effects 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 229920002120 photoresistant polymer Polymers 0.000 description 1
- -1 polydimethylsiloxane Polymers 0.000 description 1
- HNJBEVLQSNELDL-UHFFFAOYSA-N pyrrolidin-2-one Chemical compound O=C1CCCN1 HNJBEVLQSNELDL-UHFFFAOYSA-N 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 238000007650 screen-printing Methods 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- 229920005573 silicon-containing polymer Polymers 0.000 description 1
- 229910000679 solder Inorganic materials 0.000 description 1
- 238000005507 spraying Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/561—Batch processing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/565—Moulds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/29—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
- H01L23/293—Organic, e.g. plastic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
- Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
- Formation Of Insulating Films (AREA)
Abstract
Description
本案揭露內容大致上關於半導體元件封裝製造方法以及用於半導體元件封裝製造的設備。The disclosure of this case generally relates to a semiconductor device packaging manufacturing method and equipment used for semiconductor device packaging manufacturing.
半導體元件的封裝包括各種步驟,其中可光致圖案化(photopatternable)的材料沉積成為位在地形不平坦的表面上的層。例如,在製造的某些階段中,可光致圖案化的介電材料(例如聚醯亞胺材料)用於形成重分佈層(RDL),以用於製作從晶片表面接觸件到球柵陣列(BGA)焊墊的配線連接。大致上,由於在曝光製程中可達成的焦深(DOF)有所限制,所以光微影圖案化製程對地形效應敏感,地形效應是例如圖案層高度或厚度的差異。由於無法充分平坦化存在於一些元件中的地形特徵,所以僅涉及旋轉塗佈材料的平坦化製程被認為不適合用於預期中的未來元件的圖案化及封裝要求。The packaging of semiconductor components includes various steps, in which a photopatternable material is deposited as a layer on an uneven surface. For example, in certain stages of manufacturing, photo-patternable dielectric materials (such as polyimide materials) are used to form the redistribution layer (RDL), which is used to fabricate everything from wafer surface contacts to ball grid arrays. (BGA) Wiring connection of solder pads. Generally speaking, due to the limitation of the achievable depth of focus (DOF) in the exposure process, the photolithography patterning process is sensitive to topographic effects, such as the difference in the height or thickness of the pattern layer. Due to the inability to sufficiently planarize the topographical features existing in some devices, the planarization process involving only spin-coated materials is considered unsuitable for the expected patterning and packaging requirements of future devices.
一實施例中,一種電子元件封裝製造之方法包括:將平坦化液體配發(dispense)至一區域中,該區域位在從基板突出的多個相鄰特徵之間;以及處理該平坦化液體而硬化該平坦化液體,以在該等相鄰特徵之間的該區域中形成實質固體的材料。In one embodiment, a method for manufacturing an electronic component package includes: dispensing a planarizing liquid into an area between a plurality of adjacent features protruding from a substrate; and processing the planarizing liquid The flattening liquid is hardened to form a substantially solid material in the area between the adjacent features.
另一實施例中,一種電子元件封裝製造之方法包括:將乾圖案化膜定位至一區域中,該區域位在從基板突出的多個相鄰特徵之間,將平坦元件壓至該基板上的該乾圖案化膜上且加熱該乾圖案化膜,而形成且平坦化可流動材料;以及處理該可流動材料,以硬化該可流動材料,而在該等相鄰特徵之間的該區域中形成實質固體的材料。In another embodiment, a method for manufacturing an electronic component package includes: positioning a dry patterned film in an area between a plurality of adjacent features protruding from a substrate, and pressing a flat component onto the substrate On the dry patterned film and heating the dry patterned film to form and planarize a flowable material; and process the flowable material to harden the flowable material, and in the region between the adjacent features Form a substantially solid material.
還有一實施例中,一種平坦化設備包括:基板支撐件,基板能夠放置在該基板支撐件上;液體配發系統,設置成將該平坦化液體配發至一區域中,該區域位在從基板突出的多個相鄰特徵之間;以及硬化系統,用於硬化該平坦化液體,而在該等相鄰特徵之間的該區域中形成實質固體的材料。In yet another embodiment, a planarization device includes: a substrate support on which the substrate can be placed; and a liquid dispensing system configured to dispense the planarization liquid to an area where the area is located from Between a plurality of adjacent features protruding from the substrate; and a hardening system for hardening the flattening liquid to form a substantially solid material in the area between the adjacent features.
應理解,前面的一般性描述和以下的詳細描述都僅是範例性的,並且旨在提供用於理解申請專利範圍之本質和特徵的概述或框架。納入所附的圖式以提供進一步的理解,並且該等圖式併入本說明書中且構成本說明書的一部分。該等圖式說明示範實施例,並且連同說明書一起用於解釋各種實施例的原理和操作。It should be understood that the foregoing general description and the following detailed description are only exemplary, and are intended to provide an overview or framework for understanding the essence and characteristics of the scope of the patent application. The accompanying drawings are incorporated to provide further understanding, and these drawings are incorporated into this specification and constitute a part of this specification. The drawings illustrate exemplary embodiments and, together with the description, serve to explain the principles and operations of various embodiments.
因此,可以詳細地理解本案揭露內容的上述特徵,能夠透過參考實施例(其中一些於所附的圖式中說明)獲得上文簡要總結的本案揭露內容的更具體的描述。然而,應注意,所附的圖式僅說明某些實施例,因此不應視為限制本案揭露內容的範圍,本案揭露內容的範圍可涵蓋其他等效實施例。Therefore, the above-mentioned features of the disclosure of the case can be understood in detail, and a more specific description of the disclosure of the case briefly summarized above can be obtained by referring to the embodiments (some of which are illustrated in the accompanying drawings). However, it should be noted that the accompanying drawings only illustrate certain embodiments, and therefore should not be regarded as limiting the scope of the disclosure in this case, and the scope of the disclosure in this case may cover other equivalent embodiments.
為助於理解,只要可能則使用相同的元件符號表示圖式中共通的實質相同的元件。考量針對任何一個實施例揭露的元件和特徵可有利地併入其他實施例中而無需贅述。To facilitate understanding, the same element symbols are used whenever possible to denote substantially the same elements that are common in the drawings. It is considered that the elements and features disclosed for any one embodiment can be advantageously incorporated into other embodiments without repeating them.
在隨後的詳細描述中將提出額外的特徵與優點,並且在某程度上對於發明所屬技術領域中具有通常知識者而言由該描述可明瞭該額外的特徵與優點,或者發明所屬技術領域中具有通常知識者透過實行本文所述的實施例(包括下文的詳細描述、申請專利範圍、及所附圖式)能夠認識到該額外的特徵與優點。Additional features and advantages will be proposed in the following detailed description, and to a certain extent, those with ordinary knowledge in the technical field to which the invention pertains can be understood from this description, or the technical field to which the invention pertains Generally, the knowledgeable person can realize the additional features and advantages by implementing the embodiments described herein (including the detailed description below, the scope of patent application, and the accompanying drawings).
圖1概略描繪在半導體元件封裝製造的各個態樣中遭遇的平坦化問題。大致上,特徵10和特徵20在配置成位在下方的表面30上且彼此相鄰距離d1。該特徵10和20可為半導體晶粒、互連元件、或是局部或全面引發不平坦地形的任何結構。該下方的表面30可以是基板、半導體晶粒、暴露在重分佈層上的互連元件、或任何基底。從該下方的表面30起算的特徵10之高度為高度h1。從下方的表面30起算的特徵20之高度為高度h2。大致上,高度h1和h2是任意值。在許多例子中,該高度h1和高度h2實質彼此相等,但這並不要求。在一些例子下,該高度h1和h2各為微米(μm)或更大的量級,例如,每一者為1-10微米。距離d1是任意的,但在某些例子中可以在毫米(mm)或更大的量級,例如,大約5-15mm。在其他例子中,距離d1的尺寸可以是微米到幾十微米,例如1微米到50微米。FIG. 1 schematically depicts the planarization problems encountered in various aspects of semiconductor device packaging manufacturing. Generally, the
大致上,另一元件層(或半導體晶片)將會在特徵10和20上方形成、堆疊、或若不然則以其他方式配置。作為習知製造製程中形成另一元件層的一部分,可使用意圖達成平坦地形的沉積製程,諸如涉及聚合物型材料40的旋轉塗佈技術。然而,已發現這種僅旋轉塗佈之技術提供不完整或若不然則是不滿意的平坦化結果,這取決於距離d1、高度h1和高度h2之實際尺寸,以及其它參數,諸如聚合物型材料40的黏度和旋轉塗佈技術期間的旋轉速度和角加速度。不滿意的平坦化是由圖1中的階梯高度h3表示。該階梯高度h3是從特徵10和特徵20之一者到聚合物型材料40的表面50的高度。In general, another device layer (or semiconductor wafer) will be formed over
階梯高度h3的較大值傾向於使後續製造步驟複雜化。當在多階層RDL製造製程中多個層要形成在另一個上時更是如此。當多個層彼此堆疊時,平坦度差異可能累積,使得堆疊中的後續層變得難以或不可能適當地形成和圖案化。在此描述的實施例(如圖2至圖8所示)提供約0.1微米至1微米的階梯高度h3,例如0.3微米。A larger value of the step height h3 tends to complicate subsequent manufacturing steps. This is especially true when multiple layers are to be formed on one another in a multi-level RDL manufacturing process. When multiple layers are stacked on top of each other, differences in flatness may accumulate, making subsequent layers in the stack difficult or impossible to form and pattern properly. The embodiments described herein (shown in FIGS. 2 to 8) provide a step height h3 of about 0.1 μm to 1 μm, for example, 0.3 μm.
在特定實施例中,一種電子元件封裝製造方法包括,將平坦化液體配發到從基板突出的相鄰特徵之間的區域中,將平坦元件壓到基板上,而重新塑形該平坦化液體,以正好在相鄰特徵之間填充,在平坦元件處於上方的同時處理該平坦化液體,以使該平坦化液體硬化,而在該等相鄰特徵之間的區域中形成實質固體的材料,並且在硬化該平坦化液體後移除該平坦元件。In a specific embodiment, a method for manufacturing an electronic component package includes distributing a planarizing liquid into an area between adjacent features protruding from a substrate, pressing the planar element onto the substrate, and reshaping the planarizing liquid , To fill just between adjacent features, and process the flattening liquid while the flat element is above, so that the flattening liquid hardens, and a substantially solid material is formed in the area between the adjacent features, And remove the flat element after hardening the flattening liquid.
圖2描繪了根據第一範例的平坦化方法。在該第一範例中,多個晶粒100以距離d1配置在載體基板200上。該載體基板200可以是框架元件。在此情況中,會需要黏著層(圖中未特定描繪)將晶粒100附接到載體基板200。該框架元件能夠是例如有封閉(blind)方形空腔的玻璃基板,而該晶粒100能夠放置於該空腔中。如圖所描繪,在相鄰晶粒100之間有溝槽區域220。液體配發器230設置成在溝槽區域220中的各個位置處配發聚合物材料240的液滴。透過液體配發器230相對於載體基板200移動、載體基板200相對於液體配發器230的移動、或者液體配發器230和載體基板200的移動的組合,而可在各個位置配發液滴。Figure 2 depicts a planarization method according to the first example. In this first example, a plurality of
在此第一範例中,聚合物材料240的液滴配發到相鄰晶粒100之間的區域中。此外,在此第一範例中,沒有聚合物材料240的液滴直接配發在任何晶粒100的上表面上。配發到相鄰晶粒100之間的區域中的聚合物材料240的液滴可包括液滴260的間質(matrix)。在已配發聚合物材料240的液滴之後,將覆蓋元件250施加到晶粒100之側上的基板200的表面上,以平坦化該聚合物材料240。在該覆蓋元件250定位在基板上的同時,施加壓力、加熱及/或UV輻射,以固化/硬化該聚合物材料240。In this first example, droplets of
在聚合物材料240的壓力固化/硬化之後,能夠移除覆蓋元件250,以在溝槽區域220中留下平坦化的聚合物材料240。藉由控制聚合物材料240的液滴的配發量、尺寸、及/或位置,晶粒100之上表面能夠保持無聚合物材料240。再者,一些範例中,聚合物材料240的配發體積能夠大於晶粒100之間的區域的體積,只要在晶粒邊緣處產生的階梯高度減少即可。After the pressure curing/hardening of the
覆蓋元件250能夠為在相關接觸區域中實質平坦的任何材料。覆蓋元件250能夠為堅硬的不透明材料、堅硬的透明材料、柔軟的不透明材料、或是柔軟的透明材料。例如,該覆蓋元件250能夠是金屬、玻璃、聚合物、或這些材料的組合。The covering
在特定範例中,距離d1為約10mm,該液體配發器230為噴墨頭型配發器,該聚合物材料240為聚醯亞胺材料,該覆蓋元件250以約5巴壓至與基板接觸,且在移除覆蓋元件250之前,將載體基板200加熱至約150℃。在其他範例中,接觸壓力可為約1巴至約15巴,且溫度可以為從約75℃至約175℃。在一些範例中,透明或至少部分透明的材料用於覆蓋元件250,並且光能夠穿過該覆蓋元件250,以固化及硬化聚合物材料240。在特定範例中,光能夠為紫外光,例如由水銀弧光燈或準分子雷射源所提供之光。階梯高度,也就是從晶粒100之其中一者到聚合物材料240的頂表面的高度,為約0.1微米至1微米,諸如0.3微米。In a specific example, the distance d1 is about 10 mm, the
圖3描繪根據第二範例的平坦化方法。此第二範例能夠用於形成第一RDL介電層,更特定而言,用在形成實質平坦的第一RDL層。在第二範例中,多個晶粒100以距離d1配置在載體基板300上。液體配發器330設置成將聚合物材料340配發於相鄰晶粒100之間的溝槽區域220內的各個位置處。Fig. 3 depicts a planarization method according to a second example. This second example can be used to form a first RDL dielectric layer, more specifically, to form a substantially flat first RDL layer. In the second example, a plurality of dies 100 are arranged on the
在該第二範例中,沒有聚合物材料340直接從液體配發器330配發在任何晶粒100的上表面上。然而,在其他範例中,一些量的聚合物材料340能夠直接配發在一或多個晶粒100上,然而在這些其他範例中,直接配發到晶粒100的上表面上的聚合物材料340的量會少於配發到溝槽區域220中的聚合物材料340的量。In this second example, no
透過液體配發器330相對於載體基板300的移動、載體基板300相對於液體配發器330的移動、或者液體配發器330和載體基板300的移動的組合,可在各個位置配發液滴。Through the movement of the
在已將聚合物材料340配發在溝槽區域220中之後,該基板300經歷旋轉製程,例如數百到幾千RPM(每分鐘轉數)的旋轉塗佈製程。已發現,在旋轉製程之前優先將聚合物材料340配發到溝槽區域220導致實質階梯高度降低,這是習知旋轉塗佈製程所無法提供的,在習知旋轉塗佈製程中,聚合物材料可能會單純地形成與下方表面有類似地形的層。After the
圖3描繪基板300旋轉的同時液體配發器330將額外的聚合物材料345(也稱為外塗層噴塗)施加到基板300。在一些範例中,取決於溝槽區域220的相對體積和在旋轉製程之前配發的聚合物材料340的量,在旋轉製程期間額外施加聚合物材料345可以是視情況任選的或非必要的。階梯高度,也就是從晶粒100的其中一者到聚合物材料340的頂表面的高度,為約0.1微米至1微米,諸如0.3微米。在圖3中未描繪藉由覆蓋元件250進行的壓抵或模塑,但在其他範例中,該第二範例製程可全部或部分地與第一範例製程結合。一些範例中,聚合物材料345可以是可光致圖案化的材料(例如,光阻劑),且可在已完成平坦化處理之後保持在光微影製程中被光致圖案化的能力。3 depicts the
在特定範例中,距離d1為約10mm,液體配發器330是噴霧型噴嘴,聚合物材料340及/或聚合物材料345是已經以溶劑稀釋的聚醯亞胺材料(該溶劑諸如N-甲基吡咯烷酮(NMP)或類似物),以降低黏度,使得所得的溶液可通過噴霧型噴嘴及/或促進旋轉塗佈處理。In a specific example, the distance d1 is about 10 mm, the
在一些範例中,液體配發器330可包括不同的噴嘴或液體輸出通口,以用於將聚合物材料340於最初配發到溝槽區域220,以及用於在之後配發聚合物材料345以用於旋轉塗佈製程。在其他範例中,液體配發器330可以使用相同的噴嘴或液體輸出通口以將聚合物材料340配發至溝槽區域中及用於後續的旋轉塗佈製程。In some examples, the
在一些範例中,聚合物材料345可透過旋轉塗佈之外的技術平坦化,例如透過網版印刷、刮刀塗佈、或類似技術。大致上,該聚合物材料345可以在平坦化處理之後烘烤到一溫度,該溫度低於該聚合物材料345會實質喪失被光致圖案化之能力的溫度。In some examples, the
圖4描繪了根據第三範例的平坦化方法。在該第三範例中,多個晶粒100以距離d1設置在載體基板400上。噴墨噴嘴430用於將平坦化材料440配發到溝槽區域220中。大致上,該平坦化材料440為低黏度、低表面張力的可固化材料,該材料在溝槽區域220內擴張以提供實質平坦的上表面。Fig. 4 depicts a planarization method according to the third example. In this third example, a plurality of dies 100 are arranged on the
能夠修飾或選擇該平坦化材料440及/或該溝槽區域220的暴露表面,使得該平坦化材料440與該溝槽區域220的暴露表面有低接觸角。因此該平坦化材料440會在溝槽區域220內流動,如圖4所描繪。The exposed surface of the
在平坦化材料440於溝槽區域220內流動之後,能夠使該平坦化材料經受固化/硬化製程,諸如暴露於熱或紫外光。能夠選擇在溝槽區域220內配發的平坦化材料440的量和在該溝槽區域220內的配發位置,使得溝槽區域220實質由平坦化材料440所填充。在一些範例中,僅以平坦化材料440部分填充該溝槽區域220可能足夠充分,以便減小晶粒100之邊緣和溝槽區域之底部(平坦化材料的上表面)之間的階梯高度。After the
在平坦化材料440固化/硬化之後,可執行額外的平坦化製程以視需要達成更佳或更完全的平坦化。例如,第三範例的製程可以與第一範例的製程或第二範例的製程中的一或兩者結合。階梯高度,也就是從晶粒100之其中一者到平坦化材料440的頂表面的高度,為約0.1微米至1微米,例如0.3微米。After the
大致上,平坦化材料440能夠是下述的材料:能夠在相容的用於製造上的製程條件(例如,溫度和壓力條件)下平坦化溝槽區域220內的流動的任何材料。在一些範例中,該平坦化材料440能夠是UV可固化的基於胺甲酸乙酯(urethane)的丙烯酸酯、UV可固化的聚酯-環氧樹脂、或是UV可固化的基於環氧樹脂的丙烯酸酯。在一些實例中,該平坦化材料440可較佳為具有在21℃下約13至約15厘泊(cP)的黏度。也可選擇平坦化材料440,以在固化後提供相對小的體積收縮。Generally, the
在特定範例中,距離d1約為10mm,該噴墨噴嘴430是噴墨頭型裝置中的多噴嘴中的一個,該平坦化材料440是基於胺甲酸乙酯的丙烯酸酯材料,該材料可在21℃以約14.5cP的黏度進行UV固化。In a specific example, the distance d1 is about 10 mm, the
圖5描繪了平坦化製程的第四範例。該第四範例能夠用於形成RDL介電層,更特定而言,用於形成實質平坦的RDL層。在此第四範例中,複數個配線510配置在基板500上。該基板500上的相鄰配線510之間的放置和間隔大致上是根據電路設計、元件封裝參數、和可製造能力的要求而設定。同樣,配線510之個別的寬度是根據電路設計、元件封裝參數、和可製造能力的要求而設置。RDL配線圖案並不限於簡單的線/空間圖案,而是可包括其他圖案元件,例如扇出陣列、蛇形結構、梳狀結構、接觸墊、層間互連、金屬柱、電路元件、或類似物。最終元件中的RDL層之數目通常在2到4之間。Figure 5 depicts a fourth example of the planarization process. This fourth example can be used to form an RDL dielectric layer, more specifically, to form a substantially flat RDL layer. In this fourth example, a plurality of
在RDL層的至少一些區域中,相鄰配線510之間的間隔d2可為約1微米至數十微米,例如約1微米至約50微米。每一配線510的截面寬度可具有相似的尺寸。在RDL層的製造中,金屬層的上表面和介電層的上表面之間的階梯高度可以為約5至約10微米左右。因為多個RDL層要一個堆疊在另一個上,所以較低RDL中的不平坦會不利地影響上層。與此相關,執行與RDL層的製造相關聯的圖案化的能力會受到非平坦層的不利影響,因為用於圖案化的光微影工具具有有限的焦深(DOF)。In at least some regions of the RDL layer, the interval d2 between
在第四範例中,液體配發器530將聚合物材料540配發到基板500上。將該聚合物材料540配發而覆蓋配線510並且填充配線510之間的空間515。如所描繪,該聚合物材料540一開始不具有平坦的上表面,而是提供正形型塗層,其中聚合物材料540之上表面對應於下方的基板500地形,即由配線510和空間515一同形成的地形圖案。剛配發的聚合物材料540可視情況任選地經受旋轉塗佈製程,以將聚合物材料分配在基板500上。在一些範例中,該聚合物材料可具有在25℃下約1000厘泊(cP)或更高的黏度。In the fourth example, the
後續步驟中,將平坦元件550放置成與聚合物材料540接觸。可以用足夠的力量將平坦元件550壓至聚合物材料540中,而使聚合物材料540順應平坦元件550。在一些範例中,可以加熱平坦元件550及/或可以加熱基板500以促進聚合物材料540的模塑。In the subsequent steps, the
壓抵及/或加熱可在低壓或真空條件下進行,以限制空隙形成及/或促進聚合物材料540中的空隙移除,空隙可能是由在聚合物材料540內捕捉或挾帶氣體所引起。在用平坦元件550壓抵後,將平坦元件550移除,而留下聚合物材料540的平坦化上表面。大致上,在此範例中,不會使用UV曝光以固化/硬化聚合物材料540,因為該平坦化聚合物材料540將用作可光致圖案化的介電材料,以用於形成後續的RDL層。尤其,該平坦化聚合物材料540將會經受使用UV光的光微影製程,以根據與後續RDL層的期望配線圖案相對應的光罩圖案選擇性地硬化聚合物材料540的多個部分。然後,藉由在溶劑或類似物中溼式顯影,而移除聚合物材料540的未暴露/硬化部分。The pressing and/or heating can be performed under low pressure or vacuum conditions to limit the formation of voids and/or promote the removal of voids in the
如果在平坦化製程之後聚合物材料540保持可光致圖案化,則在壓抵平坦元件550期間的加熱必須相對於所施加的溫度和時間受到限制,以防止整個聚合物材料540在能夠進行UV圖案化之前先固化/硬化。If the
在特定範例中,該聚合物材料540是光敏感性的聚醯亞胺材料。在平坦化製程期間加熱至約120℃至約160℃的最高溫度,壓抵時間為約3分至約12分,並且施加的壓力為介於約5巴至約10巴之間。In a specific example, the
在一些範例中,平坦元件550能為可撓矽酮(silicone)聚合物材料(例如聚二甲基矽氧烷(PDMS))、硬聚合物材料(例如氟化乙烯丙烯(FEP)或乙烯四氟乙烯(ETFE))、玻璃板、金屬板、或上述材料之組合。In some examples, the
液體配發器530能夠為噴霧型噴嘴、噴墨型噴嘴、複數個此類元件、或此類元件之組合。The
圖6描繪了根據在製造多層RDL結構中的示範性用途的平坦化製程。金屬特徵610形成在晶片基板600上。將可光致圖案化介電材料630施加在基板600上。在基板600處於真空下的同時,將平面模具650壓入可光致圖案化介電材料630中。如圖所描繪,真空或低壓條件促進從可光致圖案化的介電材料630中消除空隙。FIG. 6 depicts a planarization process according to an exemplary use in manufacturing a multilayer RDL structure. The
在後續步驟中,在光微影製程中移除一部分的可光致圖案化介電材料630。具有機械平坦化的平坦化製程實現高深寬比的金屬柱圖案化。在習知RDL製造製程中,金屬特徵610上方的可光致圖案化介電材料630的非平坦表面(諸如在機械壓抵之前圖6中所描繪的元件狀態下)會使得光微影處理複雜化,這是由於例如光微影工具的焦深限制所導致。In a subsequent step, a part of the photo-patternable
圖7描繪了根據用於在多層RDL結構中形成通孔上通孔堆疊結構的範例的平坦化製程。重複上文結合圖6描述的平坦化製程,以形成額外的RDL層。由於可光致圖案化介電材料630的平坦度獲得改善,因此能夠以更高的層對層對齊的準確度執行更高RDL層的光微影製程,從而容許形成堆疊的通孔結構710。FIG. 7 depicts a planarization process according to an example for forming a via-on-via stack structure in a multilayer RDL structure. The planarization process described above in conjunction with FIG. 6 is repeated to form an additional RDL layer. Since the flatness of the photopatternable
圖8描繪了根據第五範例的平坦化方法。在此範例中,多個晶粒100以距離d1配置在載體基板800上。該載體基板800可以是框架元件。在此情況下,會需要黏著層(圖中未特定描繪)將晶粒100附接到載體基板800。該框架元件能夠是例如具有封閉方形空腔的玻璃基板,晶粒100能夠放置於該空腔中。如圖所描繪,在相鄰晶粒100之間有溝槽區域220。乾圖案化膜850位於溝槽區域220中。該乾圖案化膜850可藉由調動(handling)系統定位在本文進一步描述的溝槽區域220中(顯示於圖9和圖10中)。乾圖案化膜850可以定位在溝槽區域220中,這是藉由將乾圖案化膜850配置在覆蓋元件250上,而使得乾圖案化膜850在溝槽區域220內對準。將該覆蓋元件250施加至晶粒100側上的基板800之表面,而將該乾圖案化膜850定位在該溝槽區域220中。Fig. 8 depicts a planarization method according to the fifth example. In this example, a plurality of dies 100 are arranged on the
乾圖案化膜850包括當暴露於約90℃至約100℃的溫度時可流動的材料。在將該乾圖案化膜850定位在溝槽區域220中之後,對該乾圖案化膜850進行加壓及加熱。當將覆蓋元件250施加到晶粒100側上的基板800的表面上,可以加熱基板支撐件(圖9和圖10中所示)以暴露乾圖案化膜850而形成可流動材料852,以平坦化該可流動材料852時。施加壓力、加熱、及/或UV輻射以固化/硬化可流動材料852,同時覆蓋元件250定位在基板800上。該可流動材料852在溝槽區域220中形成固體材料854。階梯高度,也就是從晶粒100之其中一者到固體材料854的頂表面的高度,為約0.1微米至1微米,例如0.3微米。在特定範例中,該乾圖案化膜850由具有二氧化矽填料的環氧樹脂材料構成。施加激光燒蝕以圖案化該毯覆乾膜片。The dry
圖9描繪了平坦化設備900。該平坦化設備包括基板支撐件910,基板920能夠放置在基板支撐件910上。該基板支撐件910可以是真空吸盤或類似物,以用於在各種處理步驟期間支撐基板920。能夠將調動系統960納入,以從基板支撐件910放置及移除基板920。也能夠納入調動系統960,以將乾圖案化膜850定位在溝槽區域220中。FIG. 9 depicts a
在一些範例中,調動系統960可包括用於將基板920移動到基板支撐件910的機械臂或其他機械裝置。在一些範例中,調動系統960可以包括裝載閘或類似物。基板支撐件910在腔室970內部或者若不然則可移動以便在某些操作狀態期間位於腔室970內。In some examples, the
在一些範例中,腔室970(或該腔室之多個部分)可為可控制,以具有除大氣壓之外的內部壓力,例如真空條件。類似地,該腔室970(或該腔室之多個部分)可用不同於標準空氣組成物操作,例如,可以在腔室970內提供低氧、純氮、或氬氣氛。In some examples, the chamber 970 (or parts of the chamber) may be controllable to have an internal pressure other than atmospheric pressure, such as vacuum conditions. Similarly, the chamber 970 (or parts of the chamber) can be operated with a composition other than standard air, for example, a low oxygen, pure nitrogen, or argon atmosphere can be provided in the
平坦化設備的液體配發系統935包括配發點930。該液體配發系統935儲存諸如聚合物材料240、聚合物材料340、平坦化材料440、聚合物材料540、或類似物的材料。儲存在液體配發系統935中的液體能夠稱為平坦化層前驅物材料940。The
配發點930是噴墨噴嘴、包括複數個噴墨噴嘴的噴墨頭、噴霧型噴嘴、包括複數個噴霧型噴嘴的噴霧頭、或者大致上是任何這樣的裝置或通口:來自液體配發系統935的液體能夠從該裝置或通口配發至腔室970中的任何裝置或通口。配發點930能夠為例如液體配發頭、液滴噴射器、噴霧噴嘴、或複數個這些部件、或者是這些部件之組合。該配發點930可在腔室970內移動,使得液體能夠配發到基板920的特定部分。舉例而言,該液體配發系統935可包括用於在X-Y座標系統中移動配發點930的機構,該X-Y座標系統對應該基板920之上表面之平面。The
除了用於使配發點930相對於基板920移動的機構之外或取代該機構,該基板支撐件910能夠包括或附接到用於相對於配發點930移動基板920的機構。該基板支撐件910也可包括允許基板920旋轉的旋轉機構。在一些範例中,基板支撐件910的旋轉機構可允許旋轉塗佈類型的處理,其速度為幾百到幾千RPM。In addition to or instead of a mechanism for moving the
基板支撐件910及/或腔室970能夠:加熱基板920,以為了烘烤、固化、及/或硬化平坦化層前驅物材料940之至少一者的目的;將乾圖案化膜850暴露至約90℃至約100℃的溫度,而形成可流動材料852;以及烘烤、固化、及/或硬化可流動材料852。視情況任選,平坦化設備900可包括用於暴露系統980,該暴露系統980用於下述之至少一者:供應光給基板920,以固化/硬化平坦化層前驅物材料940之一者;將乾圖案化膜850暴露於約90℃至約100℃的溫度,以形成可流動材料852;以及,固化/硬化該可流動材料852。該平坦化設備900可連接到基板處理軌道系統、集群型處理設備、或多功能基板處理設備,或者該平坦化設備900可以是基板處理軌道系統、集群型處理設備、或多功能基板處理設備的一體整合部分。The
暴露系統980可包括提供光給基板920所需的各種元件,諸如鏡子、透鏡、液體光導件、濾光器、或類似物。該暴露系統980可包括光源或附接到光源,該光源諸如UV燈、IR加熱燈、或類似物。該暴露系統980可以在腔室970內移動。在一些範例中,該腔室970可以併有允許暴露系統980從外部向密封腔室970供應光的窗口部分。在一些範例中,暴露系統980可以是視情況任選的,且平坦化液體的硬化能夠藉由加熱(諸如藉由腔室970或基板支撐件910)提供。平坦化設備900中的硬化系統可視為對應於下述之至少一者:腔室970的加熱元件、基板支撐件910中的加熱元件、以及暴露系統980。例如,基板支撐件910中的加熱元件會加熱基板920,以使乾圖案化膜850暴露於約90℃至約100℃的溫度,而形成可流動材料852,並且固化/硬化可流動材料852。The
圖10描繪了平坦化設備1000。大致上,平面化設備1000類似於上文所述的平坦化設備900,差異處在於添加了平坦元件系統1010。兩個範例之間的共通元件在圖式中給定相同的元件符號。平坦元件系統1010包括用於固定平坦元件1020的平坦元件支撐件1015。平坦元件1020是扁平模具元件、未圖案化的模具元件、平板元件、或類似物。Figure 10 depicts a
大致上,平坦元件1020在結構和功能上對應於覆蓋元件250及/或平坦元件550,如以上範例中所述。平坦元件系統1010包括用於放置平坦元件1020以與基板920接觸的機構。該平坦元件系統1010以可控制的壓力層級將平坦元件1020壓入基板920中。Generally, the
液體配發系統935和暴露系統980在圖10中以部分收起的位置繪出,使得平坦元件系統1010及/或基板支撐件910的移動不會受到阻礙。然而,在一些範例中,腔室970可以分割(divided)或設置在分開的部分中,使得液體的配發能夠在腔室970的一個部分中進行,且壓抵平坦化能夠在腔室970的另一部分中進行。基板支撐件910可在腔室970的不同部分或分區之間移動(或被移動)。類似地,在一些範例中,可從平坦化設備1000完全省略該液體配發系統935,並且液體的配發可在特別連接到平坦化設備1000的(或若不然則是與該平坦化設備1000相關聯的)平坦化設備900中執行。同樣地,暴露系統980進行的暴露(當提供時)可在腔室970的不同部分或分區中執行。The
平坦元件系統1010也可提供多個透明或透射部分,該等部分允許透過平坦元件1020(或其他部件)光固化或光硬化該平坦化層前驅物材料940和該可流動材料852中的其中一者。The
平坦元件系統1010可包括加熱元件,以在壓入基板之前或期間加熱平坦元件1020。平坦元件系統1010可併有X-Y移動機構,用於相對於基板920定位平坦元件1020。也可以在平坦元件系統1010中設置theta(θ)、平面傾斜、或其他移動控制。The
可以藉由平坦元件系統1010或基板支撐件910之任一者或兩者提供的Z方向移動達成在基板920和平坦元件1020之間的壓抵。在一些例子中,可藉由提供增加的氣體壓力而施加壓抵,該增加的氣體壓力供應到平坦元件1020及/或基板920的後側。該平坦元件1020可以具有與基板920實質相同的平面區域尺寸,使得整個基板920同時被平坦化。或者,該平坦元件1020可以具有小於基板920的平面區域尺寸,使得一次基板920只有一部分被平坦化。在一些範例中,該平坦元件1020在平面區域尺寸上可以比基板920大,使得平坦元件1020的一部分在壓抵期間懸伸在基板920的最外邊緣上。The compression between the
可以藉由調動系統960將乾圖案化膜850配置在平坦元件1020上,使得該乾圖案化膜850與溝槽區域220對準。該平坦元件系統1010於可控制的壓力層級將平坦元件1020壓入基板920中,以將乾圖案化膜850定位在溝槽區域220中。The dry
大致上,為了烘烤、固化、和硬化平坦化層前驅物材料940中的至少一者之目的,暴露乾圖案化膜850以形成可流動材料852,且烘烤、固化、和硬化可流動材料852之至少一者可以藉由腔室970、基板支撐件910、或平坦元件系統1010中的任何一者(或是這些態樣的組合)提供的加熱來執行。在其中平坦化層前驅物材料940和可流動材料852的其中一者能夠以光固化的一些範例中,暴露系統980能夠用於硬化。平坦化設備1000中的硬化系統能視為對應至下述至少一者:腔室970的加熱元件、基板支撐件910中的加熱元件、平坦元件系統1010中的加熱元件及/或光固化源、以及暴露系統980。Generally, for the purpose of at least one of baking, curing, and hardening the planarization
雖然前述內容是針對本案揭露內容的特定實施例,但是應該理解,這些實施例僅僅是對原理和應用的說明。因此,應當理解,在不背離由所附申請專利範圍表達的本案揭露內容的精神和範圍的情況下,可以對說明性實施例進行各種修飾以提供其他實施例。Although the foregoing content is directed to specific embodiments of the content disclosed in this case, it should be understood that these embodiments are merely illustrative of the principles and applications. Therefore, it should be understood that various modifications may be made to the illustrative embodiments to provide other embodiments without departing from the spirit and scope of the disclosure of the present case as expressed by the scope of the appended application.
10‧‧‧特徵 20‧‧‧特徵 30‧‧‧下方的表面 40‧‧‧聚合物型材料 50‧‧‧表面 100‧‧‧晶粒 200‧‧‧載體基板 220‧‧‧溝槽區域 230‧‧‧液體配發器 240‧‧‧平坦化聚合材料 250‧‧‧覆蓋元件 260‧‧‧液滴 300‧‧‧載體基板 330‧‧‧液體配發器 340‧‧‧聚合材料 345‧‧‧聚合材料 400‧‧‧載體基板 430‧‧‧噴墨噴嘴 440‧‧‧平坦化材料 500‧‧‧基板 510‧‧‧配線 515‧‧‧空間 530‧‧‧液體配發器 540‧‧‧聚合材料 550‧‧‧平坦元件 600‧‧‧晶片基板 610‧‧‧金屬特徵 630‧‧‧可光致圖案化介電材料 650‧‧‧平坦模具 710‧‧‧結構 800‧‧‧載體基板 850‧‧‧乾圖案化膜 852‧‧‧可流動材料 854‧‧‧固體材料 900‧‧‧平坦化設備 910‧‧‧基板支撐件 920‧‧‧基板 930‧‧‧配發點 940‧‧‧平坦化層前驅物材料 960‧‧‧調動系統 970‧‧‧腔室 980‧‧‧暴露系統 1000‧‧‧平坦化設備 1010‧‧‧平坦元件系統 1015‧‧‧平坦元件支撐件 1020‧‧‧平坦元件10‧‧‧Features 20‧‧‧Features 30‧‧‧The surface below 40‧‧‧Polymer materials 50‧‧‧surface 100‧‧‧grains 200‧‧‧Carrier substrate 220‧‧‧Groove area 230‧‧‧Liquid dispenser 240‧‧‧Platinized polymer material 250‧‧‧covering element 260‧‧‧droplets 300‧‧‧Carrier substrate 330‧‧‧Liquid dispenser 340‧‧‧Polymer 345‧‧‧Polymer 400‧‧‧Carrier substrate 430‧‧‧Inkjet nozzle 440‧‧‧Planarization material 500‧‧‧Substrate 510‧‧‧Wiring 515‧‧‧Space 530‧‧‧Liquid dispenser 540‧‧‧Polymer 550‧‧‧Flat components 600‧‧‧Chip substrate 610‧‧‧Metal features 630‧‧‧Photopatternable dielectric material 650‧‧‧Flat mold 710‧‧‧Structure 800‧‧‧Carrier substrate 850‧‧‧Dry patterned film 852‧‧‧flowable material 854‧‧‧Solid materials 900‧‧‧Planarization equipment 910‧‧‧Substrate support 920‧‧‧Substrate 930‧‧‧distribution point 940‧‧‧Planarization layer precursor material 960‧‧‧Movement system 970‧‧‧ Chamber 980‧‧‧Exposure System 1000‧‧‧Planarization equipment 1010‧‧‧Flat component system 1015‧‧‧Flat component support 1020‧‧‧Flat components
圖1概略描繪電子元件封裝製造製程中存在的平坦化問題。FIG. 1 schematically depicts the planarization problem in the manufacturing process of electronic component packaging.
圖2描繪根據第一範例的平坦化的溝槽填充方法。FIG. 2 depicts a trench filling method for planarization according to the first example.
圖3描繪根據第二範例的用於在圖案化表面上方堆積平坦重分佈介電層的多層方法。Figure 3 depicts a multilayer method for stacking a flat redistributed dielectric layer over a patterned surface according to a second example.
圖4描繪根據第三範例的平坦化的溝槽填充方法。FIG. 4 depicts a trench filling method for planarization according to a third example.
圖5描繪了根據第四範例的平坦化方法。Fig. 5 depicts a planarization method according to the fourth example.
圖6概略說明在高深寬比銅柱的圖案化表面上方的重分佈介電層製造製程中的平坦化製程。FIG. 6 schematically illustrates the planarization process in the manufacturing process of the redistributed dielectric layer over the patterned surface of the high aspect ratio copper pillar.
圖7概略說明包括通孔上通孔堆疊(via-on-via stacking)的重分佈層製造製程。FIG. 7 schematically illustrates the redistribution layer manufacturing process including via-on-via stacking.
圖8描繪根據第五範例的平坦化的溝槽填充方法。FIG. 8 depicts a trench filling method for planarization according to a fifth example.
圖9描繪根據一實施例的平坦化設備。Figure 9 depicts a planarization device according to an embodiment.
圖10描繪了根據另一實施例的平坦化設備。Figure 10 depicts a planarization device according to another embodiment.
國內寄存資訊 (請依寄存機構、日期、號碼順序註記) 無Domestic hosting information (please note in the order of hosting organization, date and number) no
國外寄存資訊 (請依寄存國家、機構、日期、號碼順序註記) 無Foreign hosting information (please note in the order of hosting country, institution, date and number) no
100‧‧‧晶粒 100‧‧‧grains
200‧‧‧載體基板 200‧‧‧Carrier substrate
220‧‧‧溝槽區域 220‧‧‧Groove area
230‧‧‧液體配發器 230‧‧‧Liquid dispenser
240‧‧‧平坦化聚合材料 240‧‧‧Platinized polymer material
250‧‧‧覆蓋元件 250‧‧‧covering element
260‧‧‧液滴 260‧‧‧droplets
Claims (20)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201862643222P | 2018-03-15 | 2018-03-15 | |
US62/643,222 | 2018-03-15 |
Publications (2)
Publication Number | Publication Date |
---|---|
TW201946162A TW201946162A (en) | 2019-12-01 |
TWI717690B true TWI717690B (en) | 2021-02-01 |
Family
ID=67908338
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW108105230A TWI717690B (en) | 2018-03-15 | 2019-02-18 | Planarization for semiconductor device package fabrication processes |
Country Status (6)
Country | Link |
---|---|
EP (1) | EP3766097A4 (en) |
JP (1) | JP7258906B2 (en) |
KR (1) | KR102521991B1 (en) |
CN (1) | CN111868920A (en) |
TW (1) | TWI717690B (en) |
WO (1) | WO2019177742A1 (en) |
Families Citing this family (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11342256B2 (en) | 2019-01-24 | 2022-05-24 | Applied Materials, Inc. | Method of fine redistribution interconnect formation for advanced packaging applications |
IT201900006736A1 (en) | 2019-05-10 | 2020-11-10 | Applied Materials Inc | PACKAGE MANUFACTURING PROCEDURES |
IT201900006740A1 (en) | 2019-05-10 | 2020-11-10 | Applied Materials Inc | SUBSTRATE STRUCTURING PROCEDURES |
US11931855B2 (en) | 2019-06-17 | 2024-03-19 | Applied Materials, Inc. | Planarization methods for packaging substrates |
US11862546B2 (en) | 2019-11-27 | 2024-01-02 | Applied Materials, Inc. | Package core assembly and fabrication methods |
US11257790B2 (en) | 2020-03-10 | 2022-02-22 | Applied Materials, Inc. | High connectivity device stacking |
US20210305082A1 (en) * | 2020-03-30 | 2021-09-30 | Canon Kabushiki Kaisha | Superstrate and method of making it |
US11454884B2 (en) | 2020-04-15 | 2022-09-27 | Applied Materials, Inc. | Fluoropolymer stamp fabrication method |
US11400545B2 (en) | 2020-05-11 | 2022-08-02 | Applied Materials, Inc. | Laser ablation for package fabrication |
US11752519B2 (en) | 2020-06-19 | 2023-09-12 | Canon Kabushiki Kaisha | Planarization method and photocurable composition |
TWI751600B (en) * | 2020-07-03 | 2022-01-01 | 財團法人工業技術研究院 | Package structure |
US11232951B1 (en) | 2020-07-14 | 2022-01-25 | Applied Materials, Inc. | Method and apparatus for laser drilling blind vias |
US11676832B2 (en) | 2020-07-24 | 2023-06-13 | Applied Materials, Inc. | Laser ablation system for package fabrication |
US11521937B2 (en) | 2020-11-16 | 2022-12-06 | Applied Materials, Inc. | Package structures with built-in EMI shielding |
US11404318B2 (en) | 2020-11-20 | 2022-08-02 | Applied Materials, Inc. | Methods of forming through-silicon vias in substrates for advanced packaging |
US11705365B2 (en) | 2021-05-18 | 2023-07-18 | Applied Materials, Inc. | Methods of micro-via formation for advanced packaging |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060003600A1 (en) * | 2004-06-30 | 2006-01-05 | Barns Chris E | Contact planarization for integrated circuit processing |
JP2008114195A (en) * | 2006-11-08 | 2008-05-22 | Tokyo Ohka Kogyo Co Ltd | Level coating method |
Family Cites Families (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE69728999T2 (en) * | 1996-11-11 | 2005-04-28 | Catalysts & Chemicals Industries Co. Ltd., Kawasaki | Substrate smoothing process |
JP3456462B2 (en) | 2000-02-28 | 2003-10-14 | 日本電気株式会社 | Semiconductor device and manufacturing method thereof |
US20070032083A1 (en) * | 2005-08-05 | 2007-02-08 | Hynix Semiconductor, Inc. | Planarization method for manufacturing semiconductor device |
FR2905198B1 (en) * | 2006-08-22 | 2008-10-17 | 3D Plus Sa Sa | COLLECTIVE MANUFACTURING METHOD OF 3D ELECTRONIC MODULES |
KR101111586B1 (en) * | 2007-10-17 | 2012-03-13 | 파나소닉 주식회사 | Mounting structure |
JP4543089B2 (en) | 2008-01-11 | 2010-09-15 | 株式会社東芝 | Semiconductor device |
JP5543738B2 (en) * | 2009-08-05 | 2014-07-09 | 日東電工株式会社 | Sheet-like epoxy resin composition for sealing electronic components and electronic component device using the same |
US8062424B2 (en) * | 2009-11-13 | 2011-11-22 | Freescale Semiconductor, Inc. | Method and apparatus for molding substrate |
US20120064720A1 (en) * | 2010-09-10 | 2012-03-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Planarization control for semiconductor devices |
US8877567B2 (en) * | 2010-11-18 | 2014-11-04 | Stats Chippac, Ltd. | Semiconductor device and method of forming uniform height insulating layer over interposer frame as standoff for semiconductor die |
WO2013179765A1 (en) * | 2012-05-30 | 2013-12-05 | オリンパス株式会社 | Imaging device manufacturing method and semiconductor device manufacturing method |
JP5961055B2 (en) * | 2012-07-05 | 2016-08-02 | 日東電工株式会社 | Sealing resin sheet, electronic component package manufacturing method, and electronic component package |
US9349622B2 (en) * | 2013-03-12 | 2016-05-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method and apparatus for planarization of substrate coatings |
US9508623B2 (en) * | 2014-06-08 | 2016-11-29 | UTAC Headquarters Pte. Ltd. | Semiconductor packages and methods of packaging semiconductor devices |
JP6356581B2 (en) * | 2014-11-19 | 2018-07-11 | 信越化学工業株式会社 | Manufacturing method of semiconductor device |
US9786631B2 (en) * | 2014-11-26 | 2017-10-10 | Taiwan Semiconductor Manufacturing Company, Ltd. | Device package with reduced thickness and method for forming same |
WO2017203888A1 (en) * | 2016-05-26 | 2017-11-30 | アピックヤマダ株式会社 | Resin supply method, resin supply device, resin molding device, resin setting method, and resin molding method |
-
2019
- 2019-02-15 JP JP2020547376A patent/JP7258906B2/en active Active
- 2019-02-15 CN CN201980019163.5A patent/CN111868920A/en active Pending
- 2019-02-15 EP EP19766870.0A patent/EP3766097A4/en active Pending
- 2019-02-15 KR KR1020207029381A patent/KR102521991B1/en active IP Right Grant
- 2019-02-15 WO PCT/US2019/018154 patent/WO2019177742A1/en active Application Filing
- 2019-02-18 TW TW108105230A patent/TWI717690B/en active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060003600A1 (en) * | 2004-06-30 | 2006-01-05 | Barns Chris E | Contact planarization for integrated circuit processing |
JP2008114195A (en) * | 2006-11-08 | 2008-05-22 | Tokyo Ohka Kogyo Co Ltd | Level coating method |
Also Published As
Publication number | Publication date |
---|---|
EP3766097A1 (en) | 2021-01-20 |
KR20200120766A (en) | 2020-10-21 |
WO2019177742A1 (en) | 2019-09-19 |
CN111868920A (en) | 2020-10-30 |
JP7258906B2 (en) | 2023-04-17 |
EP3766097A4 (en) | 2022-04-13 |
TW201946162A (en) | 2019-12-01 |
JP2021517360A (en) | 2021-07-15 |
KR102521991B1 (en) | 2023-04-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI717690B (en) | Planarization for semiconductor device package fabrication processes | |
JP7201851B2 (en) | Methods of redistribution layer formation for advanced package applications | |
JP2013069919A (en) | Imprint method and imprint apparatus | |
TWI791976B (en) | Molding device, molding method, and manufacturing method of article | |
TWI582544B (en) | Lithography apparatus and article manufacturing method | |
JP2017147283A (en) | Transfer method for fine structure and transfer device for fine structure | |
US20160260623A1 (en) | Method and Apparatus for Planarization of Substrate Coatings | |
KR20200026063A (en) | System and method for illuminating edges of an imprint field with a gradient dosage | |
JP7515474B2 (en) | Method for forming vias by microimprinting | |
JP6689177B2 (en) | Pattern forming method, semiconductor device manufacturing method, and imprint apparatus | |
JP5693090B2 (en) | Equipment for embossing substrates | |
KR102369538B1 (en) | Shaping apparatus and article manufacturing method | |
JP2020047649A (en) | Molding apparatus, molding method, and article manufacturing method, for molding composition on substrate using mold | |
JP7446934B2 (en) | Mold, flattening device, flattening method, and article manufacturing method | |
JP7551694B2 (en) | Foreign matter removal method, foreign matter removal device, and article manufacturing method | |
JP2020004877A (en) | Flattening device, flattening method, article manufacturing method, and method of creating droplet arrangement pattern data | |
JP7267783B2 (en) | Flattening apparatus, flattening method and article manufacturing method | |
JP7112220B2 (en) | Methods, apparatus, systems, and methods of manufacturing articles | |
JP2023175231A (en) | Molding device, molding method and manufacturing method of article | |
JP2024146289A (en) | Foreign body removal method, forming method, article manufacturing method, foreign body removal device, and system | |
JP2016119417A (en) | Imprint device and method, and method of manufacturing article | |
JP2024090461A (en) | Flatness method for uneven base material and manufacturing method of lamination body having the uneven base material | |
JP2024055155A (en) | Foreign material removal system, foreign material removal method, foreign material removal equipment, and method for manufacturing article | |
JP2021048203A (en) | Pattern formation method, wafer, and semiconductor manufacturing apparatus | |
JP2019068045A (en) | Molding machine and method for manufacturing article |