TWI708542B - Adhesive copper foil build-up process - Google Patents

Adhesive copper foil build-up process Download PDF

Info

Publication number
TWI708542B
TWI708542B TW108120940A TW108120940A TWI708542B TW I708542 B TWI708542 B TW I708542B TW 108120940 A TW108120940 A TW 108120940A TW 108120940 A TW108120940 A TW 108120940A TW I708542 B TWI708542 B TW I708542B
Authority
TW
Taiwan
Prior art keywords
layer
copper foil
adhesive
build
copper
Prior art date
Application number
TW108120940A
Other languages
Chinese (zh)
Other versions
TW202102081A (en
Inventor
發明人放棄姓名表示權
Original Assignee
李家銘
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=74091439&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=TWI708542(B) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Application filed by 李家銘 filed Critical 李家銘
Priority to TW108120940A priority Critical patent/TWI708542B/en
Application granted granted Critical
Publication of TWI708542B publication Critical patent/TWI708542B/en
Publication of TW202102081A publication Critical patent/TW202102081A/en

Links

Images

Landscapes

  • Production Of Multi-Layered Print Wiring Board (AREA)

Abstract

An adhesive copper foil build-up process includes: (1) providing a base circuit board, the base circuit board having a build-up surface, the build-up surface having a first circuit layer; (2) attaching a roll-up adhesive copper foil to the build-up surface by a vacuum lamination method, the adhesive cooper foil having a copper foil layer and an insulating cement layer, the insulating cement layer being coated on the copper foil layer, the first circuit layer being in contact with the insulating cement layer but not the copper foil layer; (3) plating an electroplated copper layer on the copper foil layer; and (4) patterning the copper foil layer and the electroplated copper layer into a second circuit layer. Thereby, the board build-up efficiency can be significantly improved.

Description

背膠銅箔增層製程Adhesive copper foil build-up process

本發明是關於一種電路板技術,特別是關於一種電路板的增層技術。The invention relates to a circuit board technology, in particular to a layer build-up technology of a circuit board.

隨著電子產品的普及,電路基板的應用越來越廣,由於電路設計趨向複雜化、多層化,因此以往是利用多個單面或雙面形成有銅箔的聚丙烯板彼此壓合進行增層,然而,現有技術的板對板壓合增層方式不易製作,而且成本較高,有待改良。With the popularization of electronic products, the application of circuit substrates has become more and more extensive. As circuit design tends to become more complicated and multilayered, in the past, multiple polypropylene plates with copper foil formed on one or both sides were pressed together to increase However, the prior art board-to-board laminating method is not easy to produce, and the cost is relatively high, which needs to be improved.

有鑑於此,本發明之主要目的在於提供一種改用貼膜方式進行增層的製程。In view of this, the main purpose of the present invention is to provide a process for adding layers by changing to a filming method.

為了達成上述及其他目的,本發明提供一種背膠銅箔增層製程,其包括: (1)提供一基底電路板,基底電路板具有一增層面,增層面具有一第一電路層; (2)通過真空壓膜方式將一原呈收捲狀的背膠銅箔貼附於增層面,背膠銅箔具有一銅箔層及一絕緣膠層,絕緣膠層塗布於銅箔層上,且第一電路層接觸絕緣膠層但不接觸銅箔層; (3)在銅箔層上電鍍一電鍍銅層;以及 (4)將銅箔層及電鍍銅層圖形化為一第二電路層。 In order to achieve the above and other objectives, the present invention provides a back-adhesive copper foil build-up process, which includes: (1) Provide a base circuit board, the base circuit board has an augmented layer, and the augmented layer has a first circuit layer; (2) Adhesive-backed copper foil is attached to the build-up layer by vacuum lamination. The back-adhesive copper foil has a copper foil layer and an insulating adhesive layer, and the insulating adhesive layer is coated on the copper foil layer. , And the first circuit layer contacts the insulating adhesive layer but not the copper foil layer; (3) Electroplating an electroplated copper layer on the copper foil layer; and (4) The copper foil layer and the electroplated copper layer are patterned into a second circuit layer.

本發明通過將銅箔層及絕緣膠層預先成膜收捲,而後再利用真空壓膜方式將原呈收捲狀的背膠銅箔貼附於增層面進行增層,可以大幅提昇增層效率,簡化增層製程,解決以往以板對板進行壓合增層的問題。In the present invention, the copper foil layer and the insulating adhesive layer are preliminarily formed into a film and reeled, and then the reeled copper foil is attached to the build-up layer by vacuum lamination method, which can greatly improve the efficiency of the build-up. , Simplify the build-up process and solve the problem of the previous board-to-board laminating build-up.

本發明揭示一種背膠銅箔增層製程,其可用於電路板的增層作業,解決以往以板對板進行壓合增層的問題。The invention discloses a layer build-up process of a back-adhesive copper foil, which can be used for the build-up operation of a circuit board, and solves the problem of the previous board-to-board laminating buildup.

以下通過第1、2、5至8圖說明本發明其中一實施例的製程。Hereinafter, the manufacturing process of one embodiment of the present invention will be described with reference to Figures 1, 2, 5 to 8.

首先,如第1圖所示,提供一基底電路板10,該基底電路板10具有二增層面11A、11B,增層面11A、11B分別具有一第一電路層12A、12B。此外,基底電路板10還具有一連通孔13,連通孔13內有孔銅14以電性連接兩第一電路層12A、12B。First, as shown in Figure 1, a base circuit board 10 is provided. The base circuit board 10 has two build-up layers 11A and 11B, and the build-up layers 11A and 11B respectively have a first circuit layer 12A and 12B. In addition, the base circuit board 10 further has a communicating hole 13 with a copper hole 14 in the communicating hole 13 to electrically connect the two first circuit layers 12A, 12B.

接著,如第2、3圖所示,利用真空壓膜整平機以真空壓膜方式依序將二原呈收捲狀的背膠銅箔20貼附於分別增層面11A、11B,請進一步參考第4圖,背膠銅箔20具有一銅箔層21及一絕緣膠層22,絕緣膠層22塗布於銅箔層21上,且第一電路層12A、12B接觸絕緣膠層22但不接觸銅箔層21。當背膠銅箔20貼附前,還可進一步包括一保護膜23貼附於絕緣膠層22相反於銅箔層21的一面,用以避免絕緣膠層22污損或沾黏。如第3圖所示,保護膜23在背膠銅箔20貼附於增層面11A、11B之前被移除,且當背膠銅箔20貼附於增層面11A、11B後,絕緣膠層22可包括但不限於熱固化的方式被完全固化,藉此與增層面11A、11B形成永久性連接。Then, as shown in Figures 2 and 3, use a vacuum lamination leveler to sequentially attach the two original rolled back adhesive copper foils 20 to the respective extension layers 11A and 11B by vacuum lamination. Please go further 4, the back adhesive copper foil 20 has a copper foil layer 21 and an insulating adhesive layer 22, the insulating adhesive layer 22 is coated on the copper foil layer 21, and the first circuit layers 12A, 12B contact the insulating adhesive layer 22 but not Contact the copper foil layer 21. Before the adhesive-backed copper foil 20 is attached, it may further include a protective film 23 attached to the side of the insulating adhesive layer 22 opposite to the copper foil layer 21 to avoid contamination or sticking of the insulating adhesive layer 22. As shown in Figure 3, the protective film 23 is removed before the back adhesive copper foil 20 is attached to the build-up layers 11A, 11B, and after the back adhesive copper foil 20 is attached to the build-up layers 11A, 11B, the insulating adhesive layer 22 It may include, but is not limited to, being fully cured by thermal curing, thereby forming a permanent connection with the build-up layer 11A, 11B.

如第5圖所示,為了使不同層的電路形成電性連接,可以形成一貫穿兩背膠銅箔20及基底電路板10的連通孔30,而後如第6圖所示,在連通孔30內形成孔銅31而使兩銅箔層21分別與兩第一電路層12A、12B電性連接。在其他可能的實施方式中,如果不需要讓不同層的電路形成電性連接,則第5、6圖所示的步驟可以省略。As shown in Figure 5, in order to electrically connect circuits of different layers, a through hole 30 can be formed through the two back adhesive copper foils 20 and the base circuit board 10, and then as shown in Figure 6, in the through hole 30 The hole copper 31 is formed inside to electrically connect the two copper foil layers 21 with the two first circuit layers 12A and 12B, respectively. In other possible implementations, if it is not necessary to electrically connect circuits of different layers, the steps shown in Figures 5 and 6 can be omitted.

如第7圖所示,在兩銅箔層21分別電鍍一電鍍銅層24,而後如第8圖所示,分別將兩組銅箔層21及電鍍銅層24圖形化為二第二電路層25,圖形化電路的方式可選擇常規的貼附光刻膜、曝光、顯影、鹼性蝕刻、移除光刻膜的方式實現。As shown in Figure 7, the two copper foil layers 21 are respectively electroplated with an electroplated copper layer 24, and then as shown in Figure 8, the two sets of copper foil layers 21 and the electroplated copper layer 24 are respectively patterned into two second circuit layers 25. The method of patterning the circuit can be realized by conventional methods of attaching a photolithography film, exposing, developing, alkaline etching, and removing the photolithography film.

前述實施例中,基底電路板為一雙層板,但在其他可能的實施例中,基底電路板也可以是單層板或其他多層板,例如,可以將第8圖所示的結構作為基底電路板,再一次進行本發明的背膠銅箔增層製程。In the foregoing embodiments, the base circuit board is a double-layer board, but in other possible embodiments, the base circuit board can also be a single-layer board or other multilayer boards. For example, the structure shown in Figure 8 can be used as the base For the circuit board, the back-adhesive copper foil build-up process of the present invention is performed again.

前述實施例中,背膠銅箔增層製程是在雙層板的兩面同步進行,但在其他可能的實施方式中,背膠銅箔增層製程可以只在基底電路板的一側單獨進行。In the foregoing embodiment, the adhesive-backed copper foil build-up process is performed simultaneously on both sides of the double-layer board. However, in other possible embodiments, the back-adhesive copper foil build-up process can be performed solely on one side of the base circuit board.

10:基底電路板 11A、11B:增層面 12A、12B:第一電路層 3:連通孔1 14:孔銅 20:背膠銅箔 21:銅箔層 22:絕緣膠層 23:保護膜 24:電鍍銅層 25:第二電路層 30:連通孔 31:孔銅10: Base circuit board 11A, 11B: Increase the level 12A, 12B: the first circuit layer 3: Connecting hole 1 14: hole copper 20: Adhesive copper foil 21: Copper foil layer 22: Insulating glue layer 23: Protective film 24: Electroplated copper layer 25: second circuit layer 30: Connecting hole 31: hole copper

第1、2、5至8圖為本發明其中一實施例的背膠銅箔增層製程的步驟示意圖。Figures 1, 2, 5 to 8 are schematic diagrams of the steps of the build-up process of back adhesive copper foil according to one embodiment of the present invention.

第3圖為背膠銅箔的剖面示意圖。Figure 3 is a schematic cross-sectional view of the back adhesive copper foil.

第4圖為真空壓膜的製程設備示意圖。Figure 4 is a schematic diagram of the vacuum lamination process equipment.

21:銅箔層 21: Copper foil layer

24:電鍍銅層 24: Electroplated copper layer

25:第二電路層 25: second circuit layer

Claims (5)

一種背膠銅箔增層製程,包括: (1)提供一基底電路板,該基底電路板具有一增層面,該增層面具有一第一電路層; (2)通過真空壓膜方式將一原呈收捲狀的背膠銅箔貼附於該增層面,該背膠銅箔具有一銅箔層及一絕緣膠層,該絕緣膠層塗布於該銅箔層上,且該第一電路層接觸該絕緣膠層但不接觸該銅箔層; (3)在該銅箔層上電鍍一電鍍銅層;以及 (4)將該銅箔層及該電鍍銅層圖形化為一第二電路層。 A process for adding layers of back adhesive copper foil, including: (1) Provide a base circuit board, the base circuit board has an build-up layer, and the build-up layer has a first circuit layer; (2) Adhesive-backed copper foil is attached to the build-up layer by vacuum lamination. The back-adhesive copper foil has a copper foil layer and an insulating glue layer, and the insulating glue layer is coated on the On the copper foil layer, and the first circuit layer contacts the insulating adhesive layer but not the copper foil layer; (3) Electroplating an electroplated copper layer on the copper foil layer; and (4) Pattern the copper foil layer and the electroplated copper layer into a second circuit layer. 如請求項1所述的背膠銅箔增層製程,其中在步驟(2)後,更包括: (5)在該背膠銅箔上形成一貫穿該背膠銅箔的連通孔,並在該連通孔內形成孔銅而使該銅箔層及該第一電路層電性連接。 The build-up process of back adhesive copper foil as described in claim 1, wherein after step (2), it further includes: (5) A communicating hole penetrating the back adhesive copper foil is formed on the back adhesive copper foil, and a hole copper is formed in the communicating hole to electrically connect the copper foil layer and the first circuit layer. 如請求項2所述的背膠銅箔增層製程,其中步驟(5)是在步驟(3)前進行。The back-adhesive copper foil build-up process according to claim 2, wherein step (5) is performed before step (3). 如請求項1所述的背膠銅箔增層製程,其中該背膠銅箔更包括一保護膜貼附於該絕緣膠層相反於該銅箔層的一面,該保護膜在該背膠銅箔貼附於該增層面前被移除。The back-adhesive copper foil build-up process according to claim 1, wherein the back-adhesive copper foil further comprises a protective film attached to the side of the insulating adhesive layer opposite to the copper foil layer, and the protective film is on the back adhesive copper The foil is removed before being attached to the build-up layer. 如請求項1所述的背膠銅箔增層製程,其中在該步驟(2)後,更令該絕緣膠完全固化。The back-adhesive copper foil build-up process according to claim 1, wherein after the step (2), the insulating adhesive is completely cured.
TW108120940A 2019-06-17 2019-06-17 Adhesive copper foil build-up process TWI708542B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW108120940A TWI708542B (en) 2019-06-17 2019-06-17 Adhesive copper foil build-up process

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW108120940A TWI708542B (en) 2019-06-17 2019-06-17 Adhesive copper foil build-up process

Publications (2)

Publication Number Publication Date
TWI708542B true TWI708542B (en) 2020-10-21
TW202102081A TW202102081A (en) 2021-01-01

Family

ID=74091439

Family Applications (1)

Application Number Title Priority Date Filing Date
TW108120940A TWI708542B (en) 2019-06-17 2019-06-17 Adhesive copper foil build-up process

Country Status (1)

Country Link
TW (1) TWI708542B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113382544A (en) * 2021-05-27 2021-09-10 中国科学院微电子研究所 Method for plugging inner-layer substrate through hole by using ABF build-up membrane

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100493302C (en) * 2004-07-14 2009-05-27 燿华电子股份有限公司 Manufacturing method of modular circuit board
TW201640977A (en) * 2015-05-15 2016-11-16 Microcosm Technology Co Ltd Build-up multilayer laminate

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100493302C (en) * 2004-07-14 2009-05-27 燿华电子股份有限公司 Manufacturing method of modular circuit board
TW201640977A (en) * 2015-05-15 2016-11-16 Microcosm Technology Co Ltd Build-up multilayer laminate

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113382544A (en) * 2021-05-27 2021-09-10 中国科学院微电子研究所 Method for plugging inner-layer substrate through hole by using ABF build-up membrane

Also Published As

Publication number Publication date
TW202102081A (en) 2021-01-01

Similar Documents

Publication Publication Date Title
US8387239B2 (en) Manufacturing method of embedded circuit substrate
JP2636537B2 (en) Manufacturing method of printed wiring board
JP2006229115A (en) Metal component used in manufacturing wiring substrate and method for manufacturing wiring substrate using it
JP2007142403A (en) Printed board and manufacturing method of same
WO2017107535A1 (en) Rigid-flex board and preparation method therefor
KR100874172B1 (en) Method for manufacturing flexible printed circuit board and metallic wiring pattern of flexible printed circuit board using thereof
CN104244597A (en) Method for manufacturing coreless substrates of symmetrical structure
TWI708542B (en) Adhesive copper foil build-up process
TWI519225B (en) Manufacturing method of multilayer flexible circuit structure
KR20150083424A (en) Method for manufacturing wiring board
KR100752017B1 (en) Manufacturing Method of Printed Circuit Board
US20190335593A1 (en) Method of manufacturing the printed circuit board
TW201946515A (en) Method of manufacturing the printed circuit board
KR20170081774A (en) Method of fabricating circuit board
JP2007208229A (en) Manufacturing method of multilayer wiring board
KR101989798B1 (en) Method for manufacturing flexible printed circuit board, and flexible printed circuit board manufactured by the method
JP2011171353A (en) Method of manufacturing printed board, and printed board using this
TWI519224B (en) Manufacturing method of multilayer flexible circuit structure
JP4449228B2 (en) Manufacturing method of inspection jig
CN112118688A (en) Process for increasing layer of back-adhesive copper foil
TWI792566B (en) Method of manufacturing a circuit board
TWI572261B (en) Circuit structure and manufacturing method for circuit structure
KR100704917B1 (en) Printed circuit board and the manufacturing method thereof
KR20060042723A (en) Method for manufacturing rigid-flexible printed circuit board
KR101156647B1 (en) Method for fabricating a Multi-layer MCCL PCB