TWI708537B - Method for producing circuit patterns - Google Patents
Method for producing circuit patterns Download PDFInfo
- Publication number
- TWI708537B TWI708537B TW108130476A TW108130476A TWI708537B TW I708537 B TWI708537 B TW I708537B TW 108130476 A TW108130476 A TW 108130476A TW 108130476 A TW108130476 A TW 108130476A TW I708537 B TWI708537 B TW I708537B
- Authority
- TW
- Taiwan
- Prior art keywords
- conductive layer
- dry film
- circuit pattern
- item
- film
- Prior art date
Links
Images
Landscapes
- Manufacturing Of Printed Circuit Boards (AREA)
Abstract
Description
本發明公開了一種線路圖形生產方法,具體為印刷電路板技術領域。 The invention discloses a line pattern production method, in particular in the technical field of printed circuit boards.
由於電子技術的迅猛提升,印刷電路板(Printed Circuit Board,PCB)DDR3記憶體盤踞市場主流有了相當長的時間,科技的進步使得DDR3記憶體已經無法滿足客戶的使用需求,隨著中央處理器、顯卡性能的逐漸攀升,DDR3記憶體的性能成為電腦的性能瓶頸,而全新的DDR4記憶體由於擁有頻率更高、能耗更低、性能更強的優勢,因此DDR4記憶體完全有充足的理由迎來普及的曙光。 Due to the rapid improvement of electronic technology, Printed Circuit Board (PCB) DDR3 memory has been in the mainstream of the market for a long time. Advances in technology have made DDR3 memory unable to meet the needs of customers. With the central processing unit , The performance of graphics cards has gradually increased, and the performance of DDR3 memory has become the performance bottleneck of the computer, and the brand-new DDR4 memory has the advantages of higher frequency, lower energy consumption, and stronger performance, so DDR4 memory has sufficient reasons. Usher in the dawn of popularization.
但是,DDR4記憶體對線路等級要求更高,線寬間距更小,加大了生產加工的難度,必須對乾膜解析能力有更高的要求。 However, DDR4 memory has higher requirements for circuit levels and smaller line width spacing, which increases the difficulty of production and processing, and must have higher requirements for dry film resolution.
本發明的目的在於提供一種線路圖形生產方法,採用乾膜流程搭配直接成像(DI)雷射曝光機直接成像,以解決習知DDR4記憶體線路生產加工難度大、乾膜解析能力較低的問題。 The purpose of the present invention is to provide a circuit pattern production method that uses a dry film process with a direct imaging (DI) laser exposure machine to directly image, so as to solve the problems of difficult production and processing of conventional DDR4 memory circuits and low dry film resolution capabilities. .
為實現上述目的,本發明提供如下技術方案:一種線路圖形生產方法,該方法包括以下步驟:(a)前處理:對具有導電層之基板進行烤板和中粗化前處理;(b)壓膜:藉由加熱加壓的方式將乾膜貼上步驟(a)中的該導電層;(c)曝光:對步驟(b)中該乾膜進行雷射曝光,在曝光區域抗蝕劑中的感光起始劑吸收光子分解成游離基,游離基引發單體發生交聯反應生成不溶於稀鹼的空間網狀大分子結構;(d)顯像:對步驟(c)中曝光後的該乾膜進行顯像處理,該乾膜中未曝光部分的活性基團與稀鹼溶液發生反應生成可溶性物質而溶解下來,從而把未曝光的部分溶解下來,而在該曝光區域的該空間網狀大分子結構不被溶解;(e)蝕刻:利用藥液將步驟(d)中該基板顯影後露出來的該導電層蝕掉,形成線路圖形;(f)去膜:利用鹼性溶液將保護步驟(e)中該基板的該導電層的該空間網狀大分子結構剝掉,露出該線路圖形。 In order to achieve the above objectives, the present invention provides the following technical solutions: a method for producing circuit patterns, the method includes the following steps: (a) pretreatment: baking and medium roughening pretreatment on a substrate with a conductive layer; (b) pressing Film: A dry film is applied to the conductive layer in step (a) by heating and pressing; (c) exposure: laser exposure is performed on the dry film in step (b), in the resist in the exposed area The photosensitive initiator absorbs photons and decomposes into free radicals, and the free radicals initiate cross-linking reaction of monomers to form a spatial network macromolecular structure that is insoluble in dilute alkali; (d) development: the exposure of step (c) The dry film undergoes a development process. The active groups in the unexposed part of the dry film react with the dilute alkali solution to form soluble substances and dissolve, thereby dissolving the unexposed part, and the spatial network in the exposed area The macromolecular structure is not dissolved; (e) etching: the conductive layer exposed after the substrate is developed in step (d) is etched away by a chemical solution to form a circuit pattern; (f) film removal: an alkaline solution is used to protect In step (e), the spatial network macromolecular structure of the conductive layer of the substrate is peeled off to expose the circuit pattern.
該步驟(a)中的該中粗化處理方法採用噴砂研磨法、化學處理法或機械研磨法其中一種。 The medium roughening treatment method in the step (a) adopts one of sandblasting grinding method, chemical treatment method or mechanical grinding method.
該化學處理法係以化學物質咬蝕該基板的該導電層。 The chemical treatment method uses chemicals to bite the conductive layer of the substrate.
該化學物質為過硫酸鈉(SPS)。 The chemical substance is sodium persulfate (SPS).
該步驟(c)中的該雷射曝光之能量介於16至18格數(step)之範圍。 The energy of the laser exposure in the step (c) is in the range of 16 to 18 steps.
該步驟(d)中的該顯像之線速介於3.9至4.5米/分鐘(m/min)之範圍。 The linear velocity of the imaging in the step (d) is in the range of 3.9 to 4.5 meters per minute (m/min).
該步驟(d)中的該顯像之壓力介於0.5至1.5公斤/平方釐米(kg/cm2)之範圍。 The pressure of the imaging in the step (d) is in the range of 0.5 to 1.5 kilograms per square centimeter (kg/cm2).
該步驟(e)中的該蝕刻操作為真空蝕刻操作。 The etching operation in this step (e) is a vacuum etching operation.
該步驟(f)中的該鹼性溶液為8至12%濃度的氫氧化鈉溶液。 The alkaline solution in this step (f) is a sodium hydroxide solution with a concentration of 8 to 12%.
該步驟(b)是藉由熱壓輪將乾膜以加熱加壓的方式貼上該導電層。 In this step (b), the dry film is applied to the conductive layer by heating and pressing with a hot pressing wheel.
與現有技術相比,本發明的有益效果是:本方法採用乾膜流程,搭配直接成像(DI)雷射曝光機,直接成像,不需使用底片,曝光成本大幅下降,同時減少因底片變異引起的乾膜解析能力降低,優化前處理、壓膜、曝光、顯影參數後,乾膜解析能力可達到40微米(um),可量產寬度為50微米(um)且線距小於50微米的線路,是目前印刷電路板生產中精細線路的理想生產流程。 Compared with the prior art, the beneficial effects of the present invention are: the method adopts a dry film process, and is matched with a direct imaging (DI) laser exposure machine, direct imaging, no negative film is required, and the exposure cost is greatly reduced, and at the same time, it can reduce the variation of The dry film resolution ability of the film is reduced. After optimizing the pre-processing, lamination, exposure, and development parameters, the dry film resolution ability can reach 40 microns (um), and mass production of lines with a width of 50 microns (um) and line spacing less than 50 microns , Is the ideal production process for fine circuits in the production of printed circuit boards.
100:線路圖形生產方法之流程 100: Process of line graphics production method
102~112:線路圖形生產方法之流程之步驟 102~112: Steps of the process of the production method of circuit graphics
1:基板 1: substrate
2:導電層 2: conductive layer
3:乾膜 3: dry film
4:空間網狀大分子結構 4: Space network macromolecular structure
圖1為本發明線路圖形生產方法流程圖。 Figure 1 is a flow chart of the method for producing circuit patterns of the present invention.
圖2為本發明之一實施例之結構製備變化示意圖。 Fig. 2 is a schematic diagram of structural preparation changes of an embodiment of the present invention.
以下將詳述本發明內容的各實施例,並配合圖式作為例示。除了這些詳細描述之外,本案還可以廣泛地施行在其他的實施例中,任何所述 實施例的輕易替代、修改、等效變化都包含在本案的範圍內,並以之後的專利範圍為準。在說明書的描述中,為了使讀者對本案有較完整的瞭解,提供了許多特定細節;然而,本案可能在省略部分或全部這些特定細節的前提下,仍可實施。此外,眾所周知的步驟或元件並未描述於細節中,以避免造成本案不必要之限制。圖式中相同或類似之元件將以相同或類似符號來表示。特別注意的是,圖式僅為示意之用,並非代表元件實際的尺寸或數量,除非有特別說明。 Hereinafter, each embodiment of the content of the present invention will be described in detail, and the drawings will be used as examples. In addition to these detailed descriptions, this case can also be widely implemented in other embodiments. Easy substitution, modification, and equivalent changes of the embodiments are all included in the scope of this case, and the scope of subsequent patents shall prevail. In the description of the specification, in order to enable the reader to have a more complete understanding of the case, many specific details are provided; however, the case may still be implemented under the premise of omitting some or all of these specific details. In addition, well-known steps or elements are not described in the details to avoid unnecessary limitation of the case. The same or similar elements in the drawings will be represented by the same or similar symbols. It should be noted that the drawings are for illustration purposes only, and do not represent the actual size or quantity of the components, unless otherwise specified.
請參閱圖1所示,本發明提供一種線路圖形生產方法,該方法流程100包括以下步驟:步驟102:前處理;步驟104:壓膜;步驟106:曝光;步驟108:顯像;步驟110:蝕刻;以及步驟112:去膜。
Please refer to FIG. 1, the present invention provides a line pattern production method. The
請參閱圖2所示,具體說明本發明於進行線路圖形生產方法的各步驟時,結構製備變化的態樣:步驟(a):前處理:對具有導電層2(例如為銅)之基板1進行烤板和中粗化前處理;通過烘烤去除水汽和有機揮發物,釋放內應力,促進交聯反應,增加基板1板料的尺寸穩定性、化學穩定性和機械強度;而中粗化前處理可採用噴砂研磨法、化學處理法或機械研磨法其中一種,例如,通過化學處理法以化學物質(例如過硫酸鈉(SPS)等酸性物質)均勻咬蝕
基板1的導電層2進行中粗化前處理,去除導電層2的油脂及氧化物等雜質,增加導電層2的粗糙度,增加乾膜附著力;步驟(b):壓膜:藉由加熱加壓的方式將乾膜3貼上步驟(a)中的導電層2;先從乾膜3上剝下聚乙烯保護膜(圖中未示出),然後在加熱加壓的條件下,例如藉由熱壓輪,將乾膜3具有抗蝕劑層之一面黏貼在導電層2上,乾膜3中的抗蝕劑層受熱變軟,流動性增加,再借助於熱壓輪的壓力和抗蝕劑中黏結劑的作用將乾膜3貼上步驟(a)中的導電層2。熱壓輪的壓力、溫度及熱壓線速依實際所需而設定,例如,熱壓輪的壓力介於0.35至0.45百萬帕斯卡(MPa)之範圍,熱壓輪的溫度介於105至125℃(攝氏度)之範圍,熱壓線速介於1.8至2.2米/分鐘(m/min)之範圍;步驟(c):曝光:對步驟(b)中的乾膜3以直接成像(DI)雷射曝光機進行雷射曝光,在曝光區域抗蝕劑中的感光起始劑吸收光子分解成游離基,游離基引發單體發生交聯反應生成不溶於稀鹼的空間網狀大分子結構4;曝光能量依實際所需而設定,例如,雷射曝光之能量介於16至18格數(step)之範圍;步驟(d):顯像:對步驟(c)中曝光後的乾膜3進行顯像處理,乾膜3中未曝光部分的活性基團與稀鹼溶液發生反應生成可溶性物質而溶解下來,從而把未曝光的部分溶解下來,而在曝光區域的空間網狀大分子結構4不被溶解;顯像線速和壓力可分別設定介於3.9至4.5米/分鐘(m/min)之範圍,以及,介於0.5至1.5公斤/平方釐米(kg/cm2)之範圍,提高顯像線速,降低顯像壓力,增加乾膜3的附著力。
Please refer to FIG. 2 to specifically describe the structure preparation changes in the various steps of the circuit pattern production method of the present invention: Step (a): Pre-treatment: For the
步驟(e):蝕刻:利用藥液將步驟(d)中基板1顯影後露出來的導電層2蝕掉,形成線路圖形;藥液的種類依導電層2的材質而定,若導電層2為銅,藥液可採用氯化氨銅,利用氯化氨銅藥液將步驟(d)中基板1顯影後露出來的導電層2蝕掉,導電層2被氨銅根離子絡離子化,形成內層線路圖形。蝕刻壓力依實際所需而定,例如介於1.2至2.5公斤/平方米(kg/m2)之範圍;步驟(f):去膜:利用鹼性溶液將保護步驟(e)中基板1的導電層2的空間網狀大分子結構4剝掉,露出線路圖形。鹼性溶液的種類不限,例如,可為介於8至12%濃度範圍的氫氧化鈉溶液。
Step (e): Etching: Use a chemical solution to etch away the
實施例1 Example 1
步驟(a):對具有導電層2(例如為銅)之基板1進行烤板和中粗化前處理;通過烘烤去除水汽和有機揮發物,釋放內應力,促進交聯反應,增加基板1板料的尺寸穩定性、化學穩定性和機械強度;而中粗化前處理可採用噴砂研磨法、化學處理法或機械研磨法其中一種,例如,通過化學處理法以化學物質(例如過硫酸鈉(SPS)等酸性物質)均勻咬蝕基板1的導電層2進行中粗化前處理,去除導電層2的油脂及氧化物等雜質,增加導電層2的粗糙度,增加乾膜附著力;步驟(b):壓膜:藉由加熱加壓的方式將乾膜3貼上步驟(a)中的導電層2;先從乾膜3上剝下聚乙烯保護膜(圖中未示出),然後在加熱加壓的條件下,例如藉由熱壓輪,將乾膜3具有抗蝕劑層之一面黏貼在導電層2上,乾膜3中的抗蝕劑層受熱變軟,流動性增加,再借助於熱壓輪的壓力和抗蝕劑中黏結劑的作用將乾膜3貼上步驟(a)中的導電層2。熱壓輪的
壓力為0.35百萬帕斯卡(MPa),熱壓輪的溫度為105℃(攝氏度),熱壓線速為1.8米/分鐘(m/min);步驟(c):曝光:對步驟(b)中的乾膜3以直接成像(DI)雷射曝光機進行雷射曝光,在曝光區域抗蝕劑中的感光起始劑吸收光子分解成游離基,游離基引發單體發生交聯反應生成不溶於稀鹼的空間網狀大分子結構4;雷射曝光之能量為16格數(step);步驟(d):顯像:對步驟(c)中曝光後的乾膜3進行顯像處理,乾膜3中未曝光部分的活性基團與稀鹼溶液發生反應生成可溶性物質而溶解下來,從而把未曝光的部分溶解下來,而在曝光區域的空間網狀大分子結構4不被溶解;顯像線速和壓力分別為3.9米/分鐘(m/min)和0.5公斤/平方釐米(kg/cm2),提高顯像線速,降低顯像壓力,增加乾膜3的附著力;步驟(e):蝕刻:利用藥液將步驟(d)中基板1顯影後露出來的導電層2蝕掉,形成線路圖形;藥液的種類依導電層2的材質而定,若導電層2為銅,藥液可採用氯化氨銅,利用氯化氨銅藥液將步驟(d)中基板1顯影後露出來的導電層2蝕掉,導電層2被氨銅根離子絡離子化,形成內層線路圖形。蝕刻壓力為1.2公斤/平方米(kg/m2);步驟(f):去膜:利用8%濃度的氫氧化鈉將保護步驟(e)中基板1的導電層2的空間網狀大分子結構4剝掉,露出線路圖形。
Step (a): Carry out baking and medium roughening pretreatment on the
實施例2 Example 2
步驟(a):對具有導電層2(例如為銅)之基板1進行烤板和中粗化前處理;通過烘烤去除水汽和有機揮發物,釋放內應力,促進交聯反應,增
加基板1板料的尺寸穩定性、化學穩定性和機械強度;而中粗化前處理可採用噴砂研磨法、化學處理法或機械研磨法其中一種,例如,通過化學處理法以化學物質(例如過硫酸鈉(SPS)等酸性物質)均勻咬蝕基板1的導電層2進行中粗化前處理,去除導電層2的油脂及氧化物等雜質,增加導電層2的粗糙度,增加乾膜附著力;步驟(b):壓膜:藉由加熱加壓的方式將乾膜3貼上步驟(a)中的導電層2;先從乾膜3上剝下聚乙烯保護膜(圖中未示出),然後在加熱加壓的條件下,例如藉由熱壓輪,將乾膜3具有抗蝕劑層之一面黏貼在導電層2上,乾膜3中的抗蝕劑層受熱變軟,流動性增加,再借助於熱壓輪的壓力和抗蝕劑中黏結劑的作用將乾膜3貼上步驟(a)中的導電層2。熱壓輪的壓力為0.4百萬帕斯卡(MPa),熱壓輪的溫度為115℃(攝氏度),熱壓線速為2米/分鐘(m/min);步驟(c):曝光:對步驟(b)中的乾膜3以直接成像(DI)雷射曝光機進行雷射曝光,在曝光區域抗蝕劑中的感光起始劑吸收光子分解成游離基,游離基引發單體發生交聯反應生成不溶於稀鹼的空間網狀大分子結構4;雷射曝光之能量為17格數(step);步驟(d):顯像:對步驟(c)中曝光後的乾膜3進行顯像處理,乾膜3中未曝光部分的活性基團與稀鹼溶液發生反應生成可溶性物質而溶解下來,從而把未曝光的部分溶解下來,而在曝光區域的空間網狀大分子結構4不被溶解;顯像線速和壓力分別為4.2米/分鐘(m/min)和1公斤/平方釐米(kg/cm2),提高顯像線速,降低顯像壓力,增加乾膜3的附著力;
步驟(e):蝕刻:利用藥液將步驟(d)中基板1顯影後露出來的導電層2蝕掉,形成線路圖形;藥液的種類依導電層2的材質而定,若導電層2為銅,藥液可採用氯化氨銅,利用氯化氨銅藥液將步驟(d)中基板1顯影後露出來的導電層2蝕掉,導電層2被氨銅根離子絡離子化,形成內層線路圖形。蝕刻壓力為1.8公斤/平方米(kg/m2);步驟(f):去膜:利用10%濃度的氫氧化鈉將保護步驟(e)中基板1的導電層2的空間網狀大分子結構4剝掉,露出線路圖形。
Step (a): Carry out baking and medium roughening pretreatment on the
實施例3 Example 3
步驟(a):對具有導電層2(例如為銅)之基板1進行烤板和中粗化前處理;通過烘烤去除水汽和有機揮發物,釋放內應力,促進交聯反應,增加基板1板料的尺寸穩定性、化學穩定性和機械強度;而中粗化前處理可採用噴砂研磨法、化學處理法或機械研磨法其中一種,例如,通過化學處理法以化學物質(例如過硫酸鈉(SPS)等酸性物質)均勻咬蝕基板1的導電層2進行中粗化前處理,去除導電層2的油脂及氧化物等雜質,增加導電層2的粗糙度,增加乾膜附著力;步驟(b):壓膜:藉由加熱加壓的方式將乾膜3貼上步驟(a)中的導電層2;先從乾膜3上剝下聚乙烯保護膜(圖中未示出),然後在加熱加壓的條件下,例如藉由熱壓輪,將乾膜3具有抗蝕劑層之一面黏貼在導電層2上,乾膜3中的抗蝕劑層受熱變軟,流動性增加,再借助於熱壓輪的壓力和抗蝕劑中黏結劑的作用將乾膜3貼上步驟(a)中的導電層2。熱壓輪的壓力為0.45百萬帕斯卡(MPa),熱壓輪的溫度為125℃(攝氏度),熱壓線速為2.2米/分鐘(m/min);
步驟(c):曝光:對步驟(b)中的乾膜3以直接成像(DI)雷射曝光機進行雷射曝光,在曝光區域抗蝕劑中的感光起始劑吸收光子分解成游離基,游離基引發單體發生交聯反應生成不溶於稀鹼的空間網狀大分子結構4;雷射曝光之能量為18格數(step);步驟(d):顯像:對步驟(c)中曝光後的乾膜3進行顯像處理,乾膜3中未曝光部分的活性基團與稀鹼溶液發生反應生成可溶性物質而溶解下來,從而把未曝光的部分溶解下來,而在曝光區域的空間網狀大分子結構4不被溶解;顯像線速和壓力分別為4.5米/分鐘(m/min)和1.5公斤/平方釐米(kg/cm2),提高顯像線速,降低顯像壓力,增加乾膜3的附著力;步驟(e):蝕刻:利用藥液將步驟(d)中基板1顯影後露出來的導電層2蝕掉,形成線路圖形;藥液的種類依導電層2的材質而定,若導電層2為銅,藥液可採用氯化氨銅,利用氯化氨銅藥液將步驟(d)中基板1顯影後露出來的導電層2蝕掉,導電層2被氨銅根離子絡離子化,形成內層線路圖形。蝕刻壓力為2.5公斤/平方米(kg/m2);步驟(f):去膜:利用12%濃度的氫氧化鈉將保護步驟(e)中基板1的導電層2的空間網狀大分子結構4剝掉,露出線路圖形。
Step (a): Carry out baking and medium roughening pretreatment on the
雖然在上文中已經參考了一些實施例對本發明進行描述,然而在不脫離本發明的範圍的情況下,可以對其進行各種改進並且可以用等效無替換其中的部件。尤其是,只要不存在結構衝突,本發明所披露的各個實施例中的各項特徵均可通過任意方式相互結合起來使用,在本說明書中未對這些組合的情況進行窮舉的描述僅僅是處於省略篇幅和節約資源的考 慮。因此,本發明並不侷限於文中公開的特定實施例,而且包括落入權利要求的範圍內的所有技術方案。 Although the present invention has been described above with reference to some embodiments, without departing from the scope of the present invention, various modifications can be made to it and the components therein can be replaced with equivalents. In particular, as long as there is no structural conflict, the various features in the various embodiments disclosed in the present invention can be combined with each other in any way. The description of these combinations is not exhaustive in this specification, but only Omit space and save resources consider. Therefore, the present invention is not limited to the specific embodiments disclosed in the text, and includes all technical solutions falling within the scope of the claims.
100:線路圖形生產方法之流程 100: Process of line graphics production method
102~112:線路圖形生產方法之流程之步驟 102~112: Steps of the process of the production method of circuit graphics
Claims (10)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW108130476A TWI708537B (en) | 2019-08-26 | 2019-08-26 | Method for producing circuit patterns |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW108130476A TWI708537B (en) | 2019-08-26 | 2019-08-26 | Method for producing circuit patterns |
Publications (2)
Publication Number | Publication Date |
---|---|
TWI708537B true TWI708537B (en) | 2020-10-21 |
TW202110294A TW202110294A (en) | 2021-03-01 |
Family
ID=74091438
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW108130476A TWI708537B (en) | 2019-08-26 | 2019-08-26 | Method for producing circuit patterns |
Country Status (1)
Country | Link |
---|---|
TW (1) | TWI708537B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN114051326A (en) * | 2022-01-13 | 2022-02-15 | 广州添利电子科技有限公司 | Circuit board and processing method thereof |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW201008431A (en) * | 2008-08-08 | 2010-02-16 | Foxconn Advanced Tech Inc | Method for manufacturing flexible printed circuit boards |
CN102695370A (en) * | 2012-06-18 | 2012-09-26 | 惠州市富济电子材料有限公司 | Preparation method of ceramic circuit board |
CN103209546A (en) * | 2013-04-03 | 2013-07-17 | 遂宁市广天电子有限公司 | Method for making line in direct negative etching way |
CN103811333A (en) * | 2012-11-01 | 2014-05-21 | 杰圣科技股份有限公司 | Method for manufacturing circuit |
-
2019
- 2019-08-26 TW TW108130476A patent/TWI708537B/en active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW201008431A (en) * | 2008-08-08 | 2010-02-16 | Foxconn Advanced Tech Inc | Method for manufacturing flexible printed circuit boards |
CN102695370A (en) * | 2012-06-18 | 2012-09-26 | 惠州市富济电子材料有限公司 | Preparation method of ceramic circuit board |
CN103811333A (en) * | 2012-11-01 | 2014-05-21 | 杰圣科技股份有限公司 | Method for manufacturing circuit |
CN103209546A (en) * | 2013-04-03 | 2013-07-17 | 遂宁市广天电子有限公司 | Method for making line in direct negative etching way |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN114051326A (en) * | 2022-01-13 | 2022-02-15 | 广州添利电子科技有限公司 | Circuit board and processing method thereof |
Also Published As
Publication number | Publication date |
---|---|
TW202110294A (en) | 2021-03-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN101374386B (en) | Method for preparing printed circuit board | |
CN101730389B (en) | Method for manufacturing single-side hollow out flexible circuit board | |
CN104582319A (en) | Metallized semi-hole forming method and printed circuit board manufacturing method | |
JPH09105896A (en) | Jig for manufacturing liquid crystal display element and manufacture of liquid crystal display element using the jig | |
CN106658976A (en) | Graphic transfer production method of circuit board | |
TWI708537B (en) | Method for producing circuit patterns | |
CN105792547A (en) | Pre-laminating process for inner-layer core plate of thick-copper multilayer PCB | |
CN103359949A (en) | TFT glass substrate single-side etching method | |
CN116156772A (en) | AMB copper-clad ceramic circuit board and preparation method thereof | |
CN103260361A (en) | Method with simple process for processing HDI outer layer line negative film being | |
CN103425372A (en) | Metal etching process of capacitive touch screens | |
WO2021248586A1 (en) | Manufacturing method for lcp substrate | |
CN103605448A (en) | Manufacturing method for integrally forming circuit diagram of film-structure capacitive touch screen sensor and product manufactured through manufacturing method | |
CN101146406B (en) | Shaping method for flexible printing line circuit | |
CN105549794B (en) | The lap joint process and touch screen of rim area route and viewfinder area route | |
CN103272747A (en) | Manufacturing method and system of transparent patterning carbon nano tube conducting thin film | |
CN110035619A (en) | A kind of internal layer dry film production method | |
CN108519833B (en) | Touch display panel forming method and touch display motherboard | |
CN103391686B (en) | Wiring board processing method | |
CN102480844A (en) | Process for manufacturing diffusion coating prevention PCB (printed circuit board) gold-plated board | |
CN104105352B (en) | A kind of aluminium etches the manufacture method of FPC | |
CN111010811A (en) | Manufacturing method of single-side hollowed-out board | |
CN102686031B (en) | Pre-windowing process of high-density interconnected PCB (printed circuit board) with buried blind hole | |
CN102548226B (en) | Process for treating crease phenomenon during flexible printed circuit machining | |
CN101861054B (en) | Method for removing goldplated plug lead wires |