TWI673802B - 半導體封裝 - Google Patents

半導體封裝 Download PDF

Info

Publication number
TWI673802B
TWI673802B TW107121388A TW107121388A TWI673802B TW I673802 B TWI673802 B TW I673802B TW 107121388 A TW107121388 A TW 107121388A TW 107121388 A TW107121388 A TW 107121388A TW I673802 B TWI673802 B TW I673802B
Authority
TW
Taiwan
Prior art keywords
insulating material
component
semiconductor die
carrier substrate
semiconductor package
Prior art date
Application number
TW107121388A
Other languages
English (en)
Other versions
TW201906027A (zh
Inventor
蔡憲聰
Original Assignee
聯發科技股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US15/894,874 external-priority patent/US10847488B2/en
Application filed by 聯發科技股份有限公司 filed Critical 聯發科技股份有限公司
Publication of TW201906027A publication Critical patent/TW201906027A/zh
Application granted granted Critical
Publication of TWI673802B publication Critical patent/TWI673802B/zh

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3135—Double encapsulation or coating and encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/42—Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
    • H01L23/433—Auxiliary members in containers characterised by their shape, e.g. pistons
    • H01L23/4334—Auxiliary members in encapsulations
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0652—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next and on each other, i.e. mixed assemblies
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05554—Shape in top view being square
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/3201—Structure
    • H01L2224/32012—Structure relative to the bonding area, e.g. bond pad
    • H01L2224/32014—Structure relative to the bonding area, e.g. bond pad the layer connector being smaller than the bonding area, e.g. bond pad
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45139—Silver (Ag) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45147—Copper (Cu) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48265—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being a discrete passive component
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4899—Auxiliary members for wire connectors, e.g. flow-barriers, reinforcing structures, spacers, alignment aids
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/4905—Shape
    • H01L2224/49051—Connectors having different shapes
    • H01L2224/49052—Different loop heights
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49171—Fan-out arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8312—Aligning
    • H01L2224/83136—Aligning involving guiding structures, e.g. spacers or supporting members
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319—Arrangement of the layer connectors prior to mounting
    • H01L2224/83191—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/85909—Post-treatment of the connector or wire bonding area
    • H01L2224/8592—Applying permanent coating, e.g. protective coating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06506—Wire or wire-like electrical connections between devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/0651—Wire or wire-like electrical connections from device to substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
    • H01L2225/06562—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking at least one device in the stack being rotated or offset
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06575—Auxiliary carrier between devices, the carrier having no electrical connection structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/16—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191—Disposition
    • H01L2924/19101—Disposition of discrete passive components
    • H01L2924/19102—Disposition of discrete passive components in a stacked assembly with the semiconductor or solid state device
    • H01L2924/19104—Disposition of discrete passive components in a stacked assembly with the semiconductor or solid state device on the semiconductor or solid-state device, i.e. passive-on-chip
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191—Disposition
    • H01L2924/19101—Disposition of discrete passive components
    • H01L2924/19107—Disposition of discrete passive components off-chip wires
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/38—Effects and problems related to the device integration
    • H01L2924/381—Pitch distance
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/38—Effects and problems related to the device integration
    • H01L2924/386—Wire effects
    • H01L2924/3862—Sweep

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)

Abstract

本發明公開一種半導體封裝，包括：載體基底，具有上表面；半導體晶粒，安裝在該上表面上；複數個接合引線，將半導體晶粒的主動面連接至載體基板的上表面；絕緣材料；封裝複數個接合引線；部件，安裝在絕緣材料上；以及模塑料，覆蓋載體基板的上表面並封裝半導體晶粒、複數個接合引線、部件和絕緣材料。這樣可以避免在加工時相鄰的引線之間的短路問題，並且絕緣材料還可以保護接合引線以及為接合引線提供額外的機械支撐，使得在接合引線可以支撐安裝在上面的部件，增加封裝的集成度，提高封裝空間的利用率。

Description

半導體封裝
本發明涉及半導體技術領域，尤其涉及一種半導體封裝。
在積體電路(IC，integrated circuit)封裝行業中，會持續地期望為具有更多數量的輸入/輸出(I/O，input/output)端子焊盤的半導體晶粒提供密度越來越高的IC封裝。當使用傳統的引線接合(bonding)封裝技術時，對於給定尺寸的晶粒，隨著I/O端子焊盤數量的增加，相鄰的接合引線(bonding wire)之間的間距或空間變得越來越小。
在塑料IC封裝的模塑(molding)或封裝(encapsulation)期間，塑料模塑料熔化流入模腔中並會施加足夠高的應力以使接合引線移位或者變形，因此導致接合引線(bonding wire)掃動(sweep)。接合引線的移位或者變形導致相鄰的接合引線彼此接觸，這將導致相鄰引線之間的短路。
儘管已經提出了各種方法來減少IC封裝的封裝工藝期間的接合引線，但是這些方法中的許多方法需要額外的工藝步驟或需要專門的設備。這些額外的工藝步驟或專門的設備的要求增加了封裝的生產成本，因此不是期望的解決方式。
有鑑於此，本發明提供一種半導體封裝，以解決封裝工藝期間相鄰接合線之間的短路問題。
根據本發明的第一方面，公開一種半導體封裝，包括：載體基底，具有上表面： 半導體晶粒，安裝在該上表面上；複數個接合引線，將該半導體晶粒的主動面連接至該載體基板的上表面；絕緣材料，封裝該複數個接合引線；部件，安裝在該絕緣材料上；以及模塑料，覆蓋該載體基板的上表面並封裝該半導體晶粒、複數個接合引線、部件和絕緣材料。
根據本發明的第二方面，公開一種半導體封裝，包括：載體基底，具有上表面；半導體晶粒，安裝在該上表面上；複數個第一接合引線，將該半導體晶粒連接至該載體基板；絕緣材料，封裝該複數個第一接合引線；部件，安裝在該絕緣材料上；複數個第二接合引線，將該部件連接至該載體基板；以及模塑料，覆蓋該載體基板的上表面並且封裝該半導體晶粒、部件、複數個第一接合引線、複數個第二接合引線和絕緣材料。
根據本發明的協力廠商面，公開一種半導體封裝，包括：載體基底，具有上表面；第一半導體晶粒，安裝在該上表面上；複數個第一接合引線，將該第一半導體晶粒連接至該載體基板；第一絕緣材料，封裝該複數個第一接合引線；第二半導體晶粒，安裝在該第一絕緣材料上；複數個第二接合引線，將該第二半導體晶粒連接至該載體基板；第二絕緣材料，封裝該複數個第二接合引線； 部件，安裝在該第二絕緣材料上；以及模塑料，覆蓋該載體基板的上表面並且封裝該部件、第一半導體晶粒、第二半導體晶粒、複數個第一接合引線、複數個第二接合引線、第一絕緣材料和第二絕緣材料。
本發明提供的半導體封裝由於包括絕緣材料封裝複數個接合引線，從而避免在加工時相鄰的引線之間的短路問題，並且絕緣材料還可以保護接合引線以及為接合引線提供額外的機械支撐，使得在接合引線可以支撐安裝在上面的部件，這樣可以增加封裝的集成度，提高封裝空間的利用率，以及減小封裝的佔用面積。
1、2、3、4、5、6‧‧‧半導體封裝
10‧‧‧載體基板
10a‧‧‧上表面
10b‧‧‧底表面
20‧‧‧半導體晶粒
20a‧‧‧主動面
30、30a、30b、31、32‧‧‧接合引線
40、41、42‧‧‧絕緣材料
50‧‧‧模塑料
60‧‧‧連接元件
110‧‧‧接合指
140‧‧‧區域
200、300‧‧‧部件
202、302、702‧‧‧粘合層
210‧‧‧I/O焊盤
230‧‧‧懸掛部
CP‧‧‧接觸點
L、t‧‧‧長度
400‧‧‧噴射式噴霧器
500‧‧‧容器
600‧‧‧固化製程
700‧‧‧間隔件
通過閱讀後續的詳細描述和實施例可以更全面地理解本發明，該實施例參照附圖給出，其中：第1圖是示出根據本發明實施例具有塗覆的接合引線的示例性半導體封裝的橫截面示意圖；第2圖是第1圖中兩個相鄰接合引線的透視示意圖，為了清晰起見圖中沒有示出模塑料；第3圖是示出兩個相鄰的接合引線和塗覆的絕緣材料的橫截面示意圖；第4圖至第7圖示出了橫截面示意圖，用於表示本發明一個實施例的用於形成具有經塗覆的接合引線的半導體封裝的示例性方法；第8圖是半導體封裝的俯視示意圖，示出了半導體晶粒周圍的示例性區域，其中該區域噴塗了絕緣材料；第9圖是示出根據本發明另一實施例的用於將絕緣材料塗覆到接合引線上 的浸漬工藝的橫截面示意圖；第10A圖是根據本發明另一實施例的半導體IC封裝的俯視示意圖；第10B圖是根據本發明又一實施例的半導體封裝的俯視示意圖；第11圖是沿第10A圖中的虛線I-I'截取的橫截面示意圖；第12圖是模塑之後的半導體IC封裝的圖示；第13圖是根據本發明另一實施例的半導體封裝的俯視示意圖；第14圖是沿著第13圖中的虛線II-II'截取的橫截面示意圖；第15圖是根據本發明又一實施例的半導體封裝的橫截面示意圖；第16圖是根據本發明又一實施例的半導體封裝的橫截面示意圖；第17圖是根據本發明又一實施例的半導體封裝的橫截面示意圖。
以下描述為本發明實施的較佳實施例。以下實施例僅用來例舉闡釋本發明的技術特徵，並非用來限制本發明的範疇。在通篇說明書及申請專利範圍當中使用了某些詞彙來指稱特定的元件。所屬領域技術人員應可理解，製造商可能會用不同的名詞來稱呼同樣的元件。本說明書及申請專利範圍並不以名稱的差異來作為區別元件的方式，而係以元件在功能上的差異來作為區別的基準。本發明的範圍應當參考後附的申請專利範圍來確定。本發明中使用的術語“元件”、“系統”和“裝置”可以係與電腦相關的實體，其中，該電腦可以係硬體、軟體、或硬體和軟體的結合。在以下描述和申請專利範圍當中所提及的術語“包含”和“包括”為開放式用語，故應解釋成“包含，但不限定於…”的意思。此外，術語“耦接”意指間接或直接的電氣連接。因此，若文中描述一個裝置耦接至另一裝置，則代表該裝置可直接電氣連接於該另一裝置，或者透過其它裝置或連接手段間接地電氣連接至該另一裝置。
對這些實施例進行了詳細的描述係為了使本領域的技術人員能夠實 施這些實施例，並且應當理解，在不脫離本發明的精神和範圍情況下，可以利用其他實施例進行機械、化學、電氣和程式上的改變。因此，以下詳細描述並非係限制性的，並且本發明的實施例的範圍僅由所附申請專利範圍限定。
下面將參考特定實施例並且參考某些附圖來描述本發明，但係本發明不限於此，並且僅由申請專利範圍限制。所描述的附圖僅係示意性的而並非限制性的。在附圖中，為了說明的目的，一些元件的尺寸可能被誇大，而不係按比例繪製。在本發明的實踐中，尺寸和相對尺寸不對應於實際尺寸。
請參考第1圖和第2圖。第1圖示出了根據本發明一個實施例的具有塗覆的接合引線的示例性半導體封裝的橫截面示意圖。第2圖是第1圖中兩個相鄰接合引線的透視示意圖，為了清晰起見圖中沒有示出模塑料。
如第1圖和第2圖所示，半導體封裝1包括具有上表面10a的載體基板10。半導體晶粒20安裝在上表面10a上。半導體晶粒20具有主動面(active surface)20a，並設有複數個輸入/輸出(I/O，input/output)焊盤210分佈在主動面20a上。根據說明性的實施例，半導體晶粒20透過複數個接合引線30電連接到載體基板10的上表面10a上的接合指(bond finger)110。根據說明性的實施例，接合引線30可以包括銅、金、銀或任何適合的導電材料。根據說明性的實施例，載體基板10可以包括封裝基板、中間層基板或引線框架(leadframe)基板，但是不限於此。
根據說明性的實施例，接合引線30部分地塗覆有絕緣材料40。根據說明性的實施例，絕緣材料40可以包括聚合物、環氧樹脂或樹脂，但不限於此。可以固化塗覆在接合引線30上的絕緣材料40以為接合引線30提供額外的機械支撐，這樣不僅可以保護接合引線，同時還可以使接合引線30具備支撐能力。絕緣材料40保護接合線30並且能夠阻止在半導體封裝1的封裝過程期間的接合引線的掃動(sweep)。根據說明性的實施例，絕緣材料40具有低電容率(permittivity)或低介電常數(低k，low-k)，具有低電容率或低介電常數的絕緣材料40可以防 止短路以及減輕相鄰引線之間的串擾(crosstalk)。在其他實施例中，接合引線30可以完全地塗覆有絕緣材料40以提供更滿意的隔離效果，同時進一步為接合引線30提供更強的機械支撐。
根據說明性的實施例，半導體封裝1還包括位於載體基板10的上表面10a上的模塑料50。模塑料50封裝接合引線30、絕緣材料40和半導體晶粒20。根據說明性的實施例，模塑料50可以包括環氧樹脂和填充材料，但不限於此。根據說明性的實施例，絕緣材料40可以具有與模塑料50相同的成分(例如相同的環氧組合物)，但是絕緣材料40可以沒有填充材料或具有較低含量的填充材料。根據說明性的實施例，絕緣材料40包括小於50ppm(parts per million，百萬分之)的鹵素(halogen)含量以防止接合引線30的腐蝕。根據另一實施例，絕緣材料40可具有與模塑料50不同的成分，使用不同的成分或材料可以方便絕緣材料40與模塑料50在不同的制程中形成，當然也可以在同一制程中形成。此外採用同一種成分或材料時，絕緣材料40與模塑料50也可以在不同的制程中形成，或者在同一制程中形成。
如第2圖所示，為了簡單起見，僅示出了兩個相鄰的接合引線30a和30b。絕緣材料40部分地塗覆在兩個相鄰的接合引線30a和30b上的最可能與相鄰引線短路的部分上，引線掃動時引起的上述相鄰的引線短路發生在半導體封裝1的封裝過程期間。根據說明性的實施例，絕緣材料40也可以形成在載體基板10的上表面10a上或半導體封裝1中的其他地方。形成在載體基板10的上表面10a上的絕緣材料40可以增強模塑料50和載體基板10之間的介面粘合強度。
兩個相鄰的接合引線30a和30b可以具有不同的弧線高度(loop height)，以方便生產製造以及適應不同的安裝需求。由於塗覆在接合引線30a和30b上的絕緣材料40可以避免封裝過程中的異常引線掃動，並提供顯著的隔離效果，因此使用本發明是有優勢的。此外，可以降低兩個相鄰的接合引線30a和 30b的弧線高度，使得在相同的空間中可以佈置更多的引線。
第3圖示出了兩個相鄰的接合引線和塗覆的絕緣材料的橫截面示意圖。如第3圖所示，根據說明性的實施例，當從接合引線30的橫截面中觀察時，絕緣材料40可以僅覆蓋每根接合引線30的至少一部分，例如上半部分。根據說明性的實施例，每根接合引線30的下半部分未被絕緣材料40覆蓋。然而，應理解的是，在一些實施例中，絕緣材料40可以完全包裹每根接合引線30，即上半部分和下半部分均覆蓋有絕緣材料。
第4圖至第7圖示出了橫截面示意圖，用於表示本發明一個實施例的用於形成具有經塗覆的接合引線的半導體封裝的示例性方法，其中相同的數位標記表示相似的層、區域或元件。如第4圖所示，半導體晶粒20安裝在載體基板10的上表面10a上。根據說明性的實施例，載體基板10可以包括封裝基板、中間層基板或引線框架基板，但是不限於此。半導體晶粒20可以透過使用粘合劑(圖中未明確示出)粘附到上表面10a，但是不限於此。根據說明性的實施例，半導體晶粒20透過複數個接合引線30電連接到載體基板10的上表面10a上的接合指110。
在引線接合工藝之後，將絕緣材料40噴塗到位於預定區域內的接合引線30上。例如，參照第8圖所示，預定區域可以為圍繞半導體晶粒20所展示的區域140。可以將絕緣材料40噴塗到位於區域140內的接合引線30上，該區域內的接合引線在封裝工藝期間最有可能與相鄰引線短路，因此在該區域內噴塗絕緣材料40可以進一步提高引線之間的隔離效果，防止短路、串擾。根據說明性的實施例，可以將絕緣材料40噴塗到載體基板10的上表面10a上或噴塗到半導體晶粒20的主動面20a上，這樣可以增強模塑料和基板表面/晶粒表面之間的介面粘合強度。應該理解的是，第8圖中所示的區域140僅用於說明的目的而不是對本發明的限制，本發明絕緣材料還可以噴塗到其他區域。
根據說明性的實施例，可透過使用噴射式噴霧器400或其他類似的工具將絕緣材料40噴塗到接合引線30上。然而，在一些實施例中，可以透過使用浸漬工藝(dipping process)將絕緣材料40塗覆到接合引線30上。例如，參照第9圖，容器500容納有液態的絕緣材料40。將半導體封裝1翻轉並且可以將接合引線30部分地或全部地浸入絕緣材料40中以塗覆接合引線30。接著，可以執行乾燥處理或烘烤處理以去除溶劑。
如第5圖及第6圖所示，在噴塗絕緣材料40之後，可以執行可選的固化制程600以固化絕緣材料40。根據說明性的實施例，固化制程可以在光化輻射(actinic radiation)條件下進行，此外固化制程600可以在烘箱中條件下進行，但是不限於此。例如，固化制程可以是在紫外線(ultraviolet，UV)或紅外(infrared，IR)照射下的快速固化制程。固化制程600是在烘烤下的快速固化制程。可以理解的是，在一些實施例中，可以省略固化制程600，並且絕緣材料40可以在隨後的階段與模塑料一起固化。
如第7圖所示，模塑料50形成在載體基板10的上表面10a上以密封接合引線30、絕緣材料40和半導體晶粒20。根據說明性的實施例，模塑料50可以包括環氧樹脂和填充材料，但是不限於此。根據說明性的實施例，絕緣材料40可以具有與模塑料50相同的成分(例如相同的環氧組合物)，但是絕緣材料40可以沒有填充材料或具有較低含量的填充材料。根據說明性的實施例，絕緣材料40包括小於50ppm的鹵素含量以防止焊線30的腐蝕。根據另一實施例，絕緣材料40可具有與模塑料50不同的成分。
請參考第10A圖至第12圖。第10A圖是根據本發明另一實施例的半導體封裝的示意性俯視圖。第10B圖是根據本發明又一實施例的半導體封裝的俯視示意圖。第11圖是沿著第10A圖中的虛線I-I'截取的示意性橫截面圖。第12圖示出了模塑之後的半導體封裝。為清楚表示，其中一些圖示中包括以透視展示的部 分。相似的層、區域或元件由相同的數位編號表示。
如第10A圖、第10B圖和第11圖所示，半導體封裝2包括具有上表面10a和底表面10b的載體基板10。半導體晶粒20安裝在上表面10a上。半導體晶粒20具有主動面20a，並設有複數個輸入/輸出(I/O)焊盤210分佈在主動面20a上。根據說明性的實施例，半導體晶粒20透過多排(multi-tier)接合引線30電連接到載體基板10的上表面10a上的接合指110。根據說明性的實施例，接合引線30可以包括銅、金、銀或任何適合的導電材料。根據說明性的實施例，載體基板10可以包括封裝基板或中間層基板，但是不限於此。
根據說明性的實施例，接合引線30上施加有絕緣材料41。例如，絕緣材料41可以圍繞或在半導體晶粒20周圍以矩形環狀施加，但是不限於此，例如絕緣材料41可以在其他位置施加，或以圓形、多邊形等形狀施加。本實施例中，絕緣材料41主要用於封裝接合引線30，因此佈置有接合引線30的位置一般即會施加絕緣材料41，而接合引線30一般是圍繞半導體晶粒20的周邊設置。具體的，接合引線30的一端可連接至半導體晶粒20的主動面20a上，因此絕緣材料41隨著接合引線30而圍繞半導體晶粒20的周邊設置，更具體的說，絕緣材料41隨著接合引線30而圍繞半導體晶粒20的主動面20a的周邊設置。當然由於接合引線30的另一端連接至載體基板10的主動面10a上，因此絕緣材料41將從半導體晶粒20的主動面20a的周邊(接合引線30的一端連接於此)延伸到載體基板10的主動面10a上(接合引線30的另一端連接於此)。這樣在載體基板10的主動面10a上設有絕緣材料41的區域就圍繞著半導體晶粒20了，例如圍繞半導體晶粒20一周，或圍繞半導體晶粒20的主動面20a一周。因此從豎直方向上看，絕緣材料41不僅覆蓋半導體晶粒20的主動面20a的周邊部分，也覆蓋了部分載體基板10的主動面10a(例如圍繞半導體晶粒20的主動面20a的部分)。絕緣材料41可以完全覆蓋多排接合引線30並且僅與主動面20a的周邊區域直接接觸，如上所述，周邊區域包括半導體晶粒 20的主動面20a的周邊部分以及載體基板10的主動面10a圍繞半導體晶粒20的主動面20a的部分。例如如第10A、10B和11圖所示，絕緣材料41可以覆蓋半導體晶粒20的主動面20a的周邊部分，以及覆蓋載體基板10的主動面10a的部分(該部分圍繞半導體晶粒20的主動面20a)。當然也可以將絕緣材料41佈置的更廣泛，例如覆蓋主動面20a的全部，或者覆蓋其他區域或更多載體基板10的主動面10a的區域。此外，絕緣材料41可以有一部分或全部與該周邊區域直接接觸，例如絕緣材料41有一部分或全部或與半導體晶粒20的主動面20a直接接觸，或/和有一部分或全部與載體基板10的主動面10a直接接觸；絕緣材料41也可以有一部分未與該周邊區域直接接觸，例如絕緣材料41有一部分未與半導體晶粒20的主動面20a直接接觸，或/和有一部分未與載體基板10的主動面10a直接接觸；絕緣材料41還可以全部未與該周邊區域直接接觸，例如絕緣材料41全部未與半導體晶粒20的主動面20a直接接觸，或/和全部未與載體基板10的主動面10a直接接觸。可以理解的是，絕緣材料41可以僅覆蓋接合引線30的一部分。矩形環狀的絕緣材料41可以是連續的或者可以是不連續的。根據說明性的實施例，絕緣材料41可以與半導體晶粒20的側壁直接接觸。絕緣材料41的主要目的是用於封裝接合引線30，因此絕緣材料41可以根據具體需求選擇佈置的更多或更少，也可以根據具體需求選擇與封裝的其他位置(例如主動面10a、20a等)直接接觸或未直接接觸等。
根據說明性的實施例，絕緣材料41可以包括聚合物、環氧樹脂、填料或樹脂，但是不限於此。可以固化塗覆在接合引線30上的絕緣材料41以向接合引線30提供額外的機械支撐，增加接合引線30的機械強度和支撐能力，並且複數個接合引線30與絕緣材料組合起來具有更高的機械強度和支撐能力。絕緣材料41保護接合引線30並且能夠在阻止隨後的封裝過程期間接合引線的掃動。根據說明性的實施例，絕緣材料41具有低電容率或低介電常數(低k)。具有低電容率或低介電常數的絕緣材料41可防止短路以及減輕相鄰引線之間的串擾。
根據說明性的實施例，部件200直接安裝在絕緣材料41和/或接合引線30上，具有絕緣材料41的接合引線30可以支撐部件200，設置部件200可以幫助散熱，例如幫助半導體晶粒20、接合引線30的散熱，此外還可以在部件200上設置其他結構，例如其他電路結構等等，因此部件200還可以為其他結構提供支撐。例如，部件200可以是虛設(dummy)矽晶粒、金屬片或散熱片，但不限於此。部件採用這些結構(虛設矽晶粒、金屬片或散熱片)均可以幫助散熱，使半導體晶粒、接合引線的熱量可以更快的散出，說明降低封裝溫度，保證封裝運行的穩定，並且還可以在這些結構上設置更多的電路或其他結構，提高封裝集成度。部件200可透過使用粘合劑或粘合層202附著到絕緣材料41，這樣可以使部件200穩定的安裝和固定，保證封裝結構的穩定性和牢固性。如第10A圖所示，根據說明性的實施例，部件200可具有細長形狀並且部件200的長軸可以沿著半導體封裝2的對角線方向延伸，這種方式可以使部件覆蓋更大面積的接合引線，從而使部件能夠幫助更大面積的接合引線散熱，提高部件的輔助散熱能力。其中長軸為部件長度的軸線方向。而沿對角線是指部件可以在對角線的路徑上，並非一定要連接到對角，當然也可以連接到對角，或超出對角，更具體的說，部件至少有一部分在對角線的路徑上，且部件的長度延伸方向是在對角線的路徑上的。此外，第10A圖中僅為示例，雖然第10A圖中部件可能不是非常精確的在對角線上延伸，但是經過本段描述之後，應當可以理解本實施的方案，部件的位置是可以調整的，且可以調整到沿對角線延伸的位置和方向上。模流(mold flow)的方向可以與部件200的長軸正交，也即部件200模塑成型時材料的流動方向垂直於長軸。此外，如第10A圖所示，部件200的長軸(或長邊)可以與半導體封裝2的長邊不平行，例如成一定的角度(如銳角)；換句話說，也可以是部件200的長軸(或長邊)可以與半導體封裝2的短邊不垂直，例如成一定的角度(如銳角)。根據另一個實施例，如第10B圖所示，部件200的長邊(或長軸)可以與半導體 封裝2的長邊平行；換句話說，也可以是部件200的長軸(或長邊)可以與半導體封裝2的短邊垂直。部件200安裝的方位和位置可以根據散熱需要進行具體的佈置，例如將部件200的位置和方位佈置為靠近最大熱量產生處，從而說明高溫區域散熱。此外，部件200的數量還可以設置為兩個、三個或更多個。
如第12圖所示，在載體基板10的上表面10a上形成模塑料50，以封裝接合引線30、絕緣材料41、部件200和半導體晶粒20。根據說明性的實施例，模塑料50可以包括環氧樹脂和填充材料，但不限於此。根據說明性的實施例，絕緣材料41可以具有與模塑料50相同的成分(例如相同的環氧組合物)，但是絕緣材料41可以沒有填充材料或具有較低含量的填充材料。根據說明性的實施例，絕緣材料41和模塑料50具有不同的成分。根據說明性的實施例，絕緣材料41包括小於50ppm的鹵素含量以防止接合引線30的腐蝕。在形成模塑料50之後，在底表面10b上形成例如焊球的連接元件60。
第13圖是根據本發明另一實施例的半導體封裝的俯視示意圖。第14圖是沿第13圖中的虛線II-II'截取的橫截面示意圖。為清楚表示，圖示中包括以透視展示的部分。相似的層、區域或元件由相同的數位編號表示。如第13圖和第14圖所示，類似地，半導體封裝3包括安裝在絕緣材料41上的部件200。根據說明性的實施例，部件200可以是半導體晶粒並且透過接合引線31以引線接合的方式連接到載體基板10。部件200與下面的半導體晶粒20完全重疊(即部件200完全覆蓋了半導體晶粒20)。當然部件200也可以與半導體晶粒不完全重疊，例如僅部分重疊，或也可以不重疊。如第13圖中可見，部件200的表面積大於下面的半導體晶粒20的表面積。當然部件200的表面積也可以小於或等於下面的半導體晶粒20的表面積。部件200的長邊具有長度L。部件200由絕緣材料41和接合引線30、31支撐。如第14圖中所示，在部件200的邊緣與部件200和絕緣材料41之間的接觸點CP之間具有長度為t的懸掛部230。懸掛部的長度t可以大於1/3L並且可以小於 1/2L，也就是懸掛部的長度可以占部件200的長度的1/3到1/2(大於1/3並小於1/2)。此外，部件200和絕緣材料41之間的接觸點CP在豎直方向上的投影可以在半導體晶粒20上或之外；當接觸點CP的投影在半導體晶粒之外時，部件200也可以不與半導體晶粒重疊。
模塑料50形成在載體基板10的上表面10a上以封裝接合引線30、31、絕緣材料41、部件200和半導體晶粒20。可以透過轉印模(transfer mold)或壓縮模(compression mold)的工藝形成模塑料50，但不限於此。
第15圖是根據本發明又一實施例的半導體封裝的截面示意圖，其中相似的層、區域或元件由相同的數位編號表示。如第15圖所示，類似地，半導體封裝4包括安裝在絕緣材料41上的部件200。根據說明性的實施例，部件200可以是半導體晶粒並且透過接合引線31引線接合到載體基板。根據說明性的實施例，可將絕緣材料42施加到接合引線31以便保護接合引線31並為接合引線31提供額外的機械支撐，增加接合引線31的機械強度和支撐能力，並且複數個接合引線31與絕緣材料組合起來具有更高的機械強度和支撐能力。根據說明性的實施例，部件300可以經由粘合層302直接安裝在絕緣材料42和/或接合引線30上，具有絕緣材料42的接合引線31可以支撐部件300。例如，部件300可以包括分離的被動器件，被動器件包括但不限於電容器、電阻器或電感器。根據說明性的實施例，可以透過接合引線32將部件300引線接合到載體基板10和/或部件200。模塑料50形成在載體基板10的上表面10a上以封裝接合引線30、31、32、絕緣材料41、42、部件200、部件300和半導體晶粒20。雖然圖中僅示出了兩個部件300，但是部件300可以有更多個，例如三個、四個或更多。此外，部件300也可以與部件200一樣為一個整體而不是分離的，或者除了分離的部件300之外還設有其他的為一個整體的部件。
第16圖是根據本發明又一實施例的半導體封裝的示意性橫截面圖， 其中相似的層、區域或元件由相同的數位編號表示。如第16圖所示，第16圖中的半導體封裝5與第14圖中的半導體封裝3之間的差異在於第16圖中的半導體封裝5包括在部件200與半導體晶粒20之間的間隔件700。間隔件700可以透過使用粘合層702粘附到半導體晶粒20的主動面20a。當然第16圖中也可以在接合引線31上設有絕緣材料，以及也可以在接合引線上設置部件(例如第15圖中的部件300)。
第17圖是根據本發明又一實施例的半導體封裝的示意性截面圖，其中相似的層、區域或元件由相同的數位編號表示。如第17圖所示，半導體封裝6包括直接安裝在絕緣材料41和/或接合引線30上的部件200。其中部件200在圖示中為兩個，分別在左邊的絕緣材料41和/或接合引線30上以及在右邊的絕緣材料41和/或接合引線30上，兩個部件200為分離的。雖然圖中僅示出了兩個部件200，但是部件200可以有更多個，例如三個或四個或更多。此外，半導體封裝可以包括第17圖中所示的分離的部件，還可以包括如第16圖所示的安裝在不同的接合引線30上的一整個部件。根據說明性的實施例，部件200可以包括半導體晶粒或例如電容器、電阻器或電感器的被動器件。部件200可以透過接合引線31引線接合到載體基板10和/或半導體晶粒20。模塑料50形成在載體基板10的上表面10a上以封裝接合引線30、31、絕緣材料41、部件200和半導體晶粒20。
儘管已經對本發明實施例及其優點進行了詳細說明，但應當理解的係，在不脫離本發明的精神以及申請專利範圍所定義的範圍內，可以對本發明進行各種改變、替換和變更。所描述的實施例在所有方面僅用於說明的目的而並非用於限制本發明。本發明的保護範圍當視所附的申請專利範圍所界定者為准。本領域技術人員皆在不脫離本發明之精神以及範圍內做些許更動與潤飾。
以上所述僅為本發明之較佳實施例，凡依本發明申請專利範圍所做之均等變化與修飾，皆應屬本發明之涵蓋範圍。

Claims (16)

  1. 一種半導體封裝，包括：載體基底，具有上表面；半導體晶粒，安裝在該上表面上；複數個接合引線，將該半導體晶粒的主動面連接至該載體基板的上表面；絕緣材料，封裝該複數個接合引線；該絕緣材料填充該接合引線與該半導體晶粒之間的空間；部件，安裝在該絕緣材料上；以及模塑料，覆蓋該載體基板的上表面並封裝該半導體晶粒、複數個接合引線、部件和絕緣材料。
  2. 如申請專利範圍第1項所述的半導體封裝，其中該部件包括虛設矽晶粒、金屬片或散熱片。
  3. 如申請專利範圍第1項所述的半導體封裝，其中該部件透過粘合層附著到該絕緣材料。
  4. 如申請專利範圍第1項所述的半導體封裝，其中該部件具有細長形狀並且該部件的長軸沿著該半導體封裝的對角線方向延伸。
  5. 如申請專利範圍第1項所述的半導體封裝，其中該部件的長邊與該半導體封裝的長邊平行或不平行。
  6. 如申請專利範圍第1項所述的半導體封裝，其中該絕緣材料圍繞該半導體晶粒，形狀為矩形環狀。
  7. 如申請專利範圍第6項所述的半導體封裝，其中該矩形環狀的絕緣材料為連續的或不連續的。
  8. 如申請專利範圍第1項所述的半導體封裝，其中該絕緣材料和該模塑料具有不同的成分。
  9. 如申請專利範圍第1項所述的半導體封裝，其中該絕緣材料完全覆蓋該接合引線並且與該主動面的周邊區域直接接觸。
  10. 如申請專利範圍第1項所述的半導體封裝，其中該載體基板包括封裝基板或中間層基板或引線框架基板。
  11. 一種半導體封裝，包括：載體基底，具有上表面；半導體晶粒，安裝在該上表面上；複數個第一接合引線，將該半導體晶粒連接至該載體基板；絕緣材料，封裝該複數個第一接合引線；該絕緣材料填充該接合引線與該半導體晶粒之間的空間；部件，安裝在該絕緣材料上；複數個第二接合引線，將該部件連接至該載體基板；以及模塑料，覆蓋該載體基板的上表面並且封裝該半導體晶粒、部件、複數個第一接合引線、複數個第二接合引線和絕緣材料。
  12. 如申請專利範圍第11項所述的半導體封裝，其中該部件包括半導體晶粒或被動器件。
  13. 如申請專利範圍第11項所述的半導體封裝，其中還包括位於該部件的邊緣和該部件與該絕緣材料之間的接觸點之間的懸掛部。
  14. 如申請專利範圍第13項所述的半導體封裝，其中該部件的長邊的長度為L，並且該懸掛部的長度為t，其中t大於1/3L且小於1/2L。
  15. 一種半導體封裝，包括：載體基底，具有上表面；第一半導體晶粒，安裝在該上表面上；複數個第一接合引線，將該第一半導體晶粒連接至該載體基板； 第一絕緣材料，封裝該複數個第一接合引線；該第一絕緣材料填充該第一接合引線與該第一半導體晶粒之間的空間；第二半導體晶粒，安裝在該第一絕緣材料上；複數個第二接合引線，將該第二半導體晶粒連接至該載體基板；第二絕緣材料，封裝該複數個第二接合引線；部件，安裝在該第二絕緣材料上；以及模塑料，覆蓋該載體基板的上表面並且封裝該部件、第一半導體晶粒、第二半導體晶粒、複數個第一接合引線、複數個第二接合引線、第一絕緣材料和第二絕緣材料。
  16. 如申請專利範圍第15項所述的半導體封裝，其中還包括將該部件連接到該載體基板的複數個第三接合引線。
TW107121388A 2017-06-30 2018-06-22 半導體封裝 TWI673802B (zh)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US201762527186P 2017-06-30 2017-06-30
US62/527,186 2017-06-30
US15/894,874 2018-02-12
US15/894,874 US10847488B2 (en) 2015-11-02 2018-02-12 Semiconductor package having multi-tier bonding wires and components directly mounted on the multi-tier bonding wires

Publications (2)

Publication Number Publication Date
TW201906027A TW201906027A (zh) 2019-02-01
TWI673802B true TWI673802B (zh) 2019-10-01

Family

ID=61655594

Family Applications (1)

Application Number Title Priority Date Filing Date
TW107121388A TWI673802B (zh) 2017-06-30 2018-06-22 半導體封裝

Country Status (3)

Country Link
EP (1) EP3422404A1 (zh)
CN (1) CN109216295A (zh)
TW (1) TWI673802B (zh)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111668104B (zh) * 2019-03-07 2022-07-01 无锡华润安盛科技有限公司 一种芯片封装结构及芯片封装方法
US11264309B2 (en) * 2019-06-24 2022-03-01 Mediatek Inc. Multi-row QFN semiconductor package
US11355450B2 (en) * 2019-08-01 2022-06-07 Mediatek Inc. Semiconductor package with EMI shielding structure

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100164083A1 (en) * 2008-12-29 2010-07-01 Numonyx B.V. Protective thin film coating in chip packaging
US20130175709A1 (en) * 2012-01-10 2013-07-11 Xilinx, Inc. Integrated circuit package and method of assembling an integrated circuit package
CN103250246A (zh) * 2010-06-29 2013-08-14 斯班逊有限公司 具有线上膜及铜线的薄型多晶片堆迭封装件的方法及系统
CN104795386A (zh) * 2014-01-16 2015-07-22 三星电子株式会社 包括阶梯式堆叠的芯片的半导体封装件

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030042615A1 (en) * 2001-08-30 2003-03-06 Tongbi Jiang Stacked microelectronic devices and methods of fabricating same
US8853708B2 (en) * 2010-09-16 2014-10-07 Tessera, Inc. Stacked multi-die packages with impedance control
US8633058B2 (en) * 2011-03-21 2014-01-21 Stats Chippac Ltd. Integrated circuit packaging system with step mold and method of manufacture thereof
CN103367366A (zh) * 2012-03-31 2013-10-23 南亚科技股份有限公司 半导体封装构件

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100164083A1 (en) * 2008-12-29 2010-07-01 Numonyx B.V. Protective thin film coating in chip packaging
CN103250246A (zh) * 2010-06-29 2013-08-14 斯班逊有限公司 具有线上膜及铜线的薄型多晶片堆迭封装件的方法及系统
US20130175709A1 (en) * 2012-01-10 2013-07-11 Xilinx, Inc. Integrated circuit package and method of assembling an integrated circuit package
CN104795386A (zh) * 2014-01-16 2015-07-22 三星电子株式会社 包括阶梯式堆叠的芯片的半导体封装件

Also Published As

Publication number Publication date
TW201906027A (zh) 2019-02-01
EP3422404A1 (en) 2019-01-02
CN109216295A (zh) 2019-01-15

Similar Documents

Publication Publication Date Title
JP7385378B2 (ja) 半導体パッケージ及びその製造方法
TWI601247B (zh) 半導體封裝結構
CN107644862B (zh) 具有银纳米层的粗糙引线框
TWI673802B (zh) 半導體封裝
TW201640599A (zh) 半導體封裝及其製作方法
CN105355569A (zh) 封装方法
US9907186B1 (en) Electronic package structure and method for fabricating the same
TWI618223B (zh) 半導體封裝組件
TWI744572B (zh) 具有封裝內隔室屏蔽的半導體封裝及其製作方法
TW201812932A (zh) 電子封裝件及其製法
TW201901908A (zh) 電子封裝件及其製法
TWI550783B (zh) 電子封裝件之製法及電子封裝結構
CN105225974A (zh) 封装方法
US10685943B2 (en) Semiconductor chip package with resilient conductive paste post and fabrication method thereof
US11276628B2 (en) Semiconductor package with die stacked on surface mounted devices
US11257780B2 (en) Semiconductor package having multi-tier bonding wires and components directly mounted on the multi-tier bonding wires
US10037936B2 (en) Semiconductor package with coated bonding wires and fabrication method thereof
TWI642163B (zh) 半導體封裝結構
US11869849B2 (en) Semiconductor package with EMI shielding structure
TWI450348B (zh) 具有垂直外連導電接點之電子裝置及電子裝置的封裝方法
US8039941B2 (en) Circuit board, lead frame, semiconductor device, and method for fabricating the same
US20060091567A1 (en) Cavity-down Package and Method for Fabricating the same
CN114937611B (zh) 一种扇出型晶圆级封装结构及其制备方法
TWI557844B (zh) 封裝結構及其製法
TW202327018A (zh) 電路保護晶片封裝件及其製造方法