TWI651025B - Method for manufacturing wiring board and wiring board manufacturing apparatus - Google Patents

Method for manufacturing wiring board and wiring board manufacturing apparatus Download PDF

Info

Publication number
TWI651025B
TWI651025B TW105124468A TW105124468A TWI651025B TW I651025 B TWI651025 B TW I651025B TW 105124468 A TW105124468 A TW 105124468A TW 105124468 A TW105124468 A TW 105124468A TW I651025 B TWI651025 B TW I651025B
Authority
TW
Taiwan
Prior art keywords
layer
insulating layer
wiring board
seed layer
hole
Prior art date
Application number
TW105124468A
Other languages
Chinese (zh)
Other versions
TW201713180A (en
Inventor
饗庭彰
堀部大輝
生井昌仁
鈴木浩子
丸山俊
Original Assignee
日商牛尾電機股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 日商牛尾電機股份有限公司 filed Critical 日商牛尾電機股份有限公司
Publication of TW201713180A publication Critical patent/TW201713180A/en
Application granted granted Critical
Publication of TWI651025B publication Critical patent/TWI651025B/en

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/10Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
    • H05K3/18Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern using precipitation techniques to apply the conductive material
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/38Improvement of the adhesion between the insulating substrate and the metal
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/40Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/42Plated through-holes or plated via connections

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing Of Printed Wiring (AREA)
  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)

Abstract

本案發明的課題,係一邊保證種子層與絕緣層的密接性,一邊實現配線圖案的細微化。 In the object of the present invention, the wiring pattern is made fine while ensuring the adhesion between the seed layer and the insulating layer.

本案發明的解決手段,係作為配線基板的製造工程,包含對於絕緣層被層積於導電層上的配線基板材料,形成貫通絕緣層的貫通孔的第一工程、在第一工程之後,藉由對於配線基板材料,照射波長220nm以下的紫外線,進行該配線基板材料的除膠渣處理的第二工程、在第二工程之後,去除貫通孔底部的氧化膜,於貫通孔內及絕緣層上,利用使材料粒子衝突附著,形成種子層的第三工程、及於種子層上,藉由電解電鍍形成由導電材料所成的電鍍層的第四工程。 The solution of the present invention is a manufacturing process of a wiring board, and includes a first process of forming a through-hole through the insulating layer for a wiring substrate material in which an insulating layer is laminated on a conductive layer, after the first process, The wiring substrate material is irradiated with ultraviolet rays having a wavelength of 220 nm or less, and the second process of removing the dregs of the wiring substrate material is performed, and after the second process, the oxide film at the bottom of the through hole is removed, and the inside of the through hole and the insulating layer are removed. A fourth process of forming a plating layer made of a conductive material by electrolytic plating is performed by a third process of forming a seed layer by collision of material particles, and a seed layer.

Description

配線基板的製造方法及配線基板製造裝置 Method for manufacturing wiring board and wiring board manufacturing apparatus

本發明係關於層積絕緣層與導電層所成之配線基板的製造方法、藉由該製造方法所製造之配線基板、及配線基板製造裝置。 The present invention relates to a method of manufacturing a wiring board formed by laminating an insulating layer and a conductive layer, a wiring board manufactured by the manufacturing method, and a wiring board manufacturing apparatus.

作為用以搭載半導體積體電路元件等之半導體元件的配線基板,公知有交互層積絕緣層與導電層(配線層)所成的多層配線基板。 As a wiring board on which a semiconductor element such as a semiconductor integrated circuit element or the like is mounted, a multilayer wiring board formed by alternately laminating an insulating layer and a conductive layer (wiring layer) is known.

作為多層配線基板的製造工程之一例,首先,藉由對於絕緣層被層積於導電層上所成的配線基板材料,施加鑽孔加工及雷射加工,來去除絕緣層及導電層的一部分,以形成通孔及貫穿孔。此時,於配線基板材料會產生起因於構成絕緣層及導電層之材料的膠渣(殘渣)。因此,進行對於該配線基板材料去除膠渣的除膠渣處理。 As an example of a manufacturing process of a multilayer wiring board, first, a portion of the insulating layer and the conductive layer is removed by applying drilling and laser processing to a wiring board material formed by laminating an insulating layer on the conductive layer. To form through holes and through holes. At this time, a slag (residue) due to a material constituting the insulating layer and the conductive layer is generated in the wiring board material. Therefore, the desmear treatment for removing the slag of the wiring substrate material is performed.

接著,於絕緣層上及通孔等的內面形成種子層,於絕緣層上形成光阻圖案之後,藉由電解電鍍來層積導電材料。之後,利用去除光阻圖案與種子層,形成導體電路圖案。之後也經由各種工程,製作半導體元件。 Next, a seed layer is formed on the insulating layer and the inner surface of the via hole or the like, and after forming a photoresist pattern on the insulating layer, the conductive material is laminated by electrolytic plating. Thereafter, the conductor circuit pattern is formed by removing the photoresist pattern and the seed layer. After that, semiconductor elements were produced through various processes.

於專利文獻1,揭示具有藉由濕式除膠渣處理,去除通孔形成工程中產生之膠渣的工程,與藉由無電解電鍍形成種子層的工程的基板製造方法。 Patent Document 1 discloses a substrate manufacturing method having a process of removing a slag generated in a through hole forming process by wet degreasing, and a process of forming a seed layer by electroless plating.

[先前技術文獻] [Previous Technical Literature]

[專利文獻] [Patent Literature]

[專利文獻1]日本特開2003-318519號公報 [Patent Document 1] Japanese Patent Laid-Open Publication No. 2003-318519

在前述專利文獻1所記載的技術中,除膠渣處理後,藉由無電解電鍍形成種子層,但對於為了確保種子層與絕緣層的密接性來說,需要將絕緣層的表面設為適度粗糙的狀態,藉由固著效果將種子層強固地固定於絕緣層表面。在前述專利文獻1所記載的技術中,藉由作為除膠渣處理,進行濕式除膠渣處理,讓絕緣層表面粗化。 In the technique described in the above Patent Document 1, the seed layer is formed by electroless plating after the dregs treatment, but it is necessary to set the surface of the insulating layer to be moderate in order to ensure the adhesion between the seed layer and the insulating layer. In a rough state, the seed layer is strongly fixed to the surface of the insulating layer by a fixing effect. In the technique described in the above Patent Document 1, the wet degreasing treatment is performed as a desmear treatment to roughen the surface of the insulating layer.

然而,近年來,半導體元件有小型化傾向,配線基板也被要求細微化。但是,如上所述,為了獲得固著效果而使絕緣層的表面粗化的話,形成於其上的配線圖案,尤其,L/S(線/空間)=10/10μm以下的細微配線圖案變成不豎立,無法讓配線基板細微化。 However, in recent years, semiconductor elements have been miniaturized, and wiring boards have been required to be miniaturized. However, as described above, in order to obtain a fixing effect and roughen the surface of the insulating layer, the wiring pattern formed thereon, in particular, the fine wiring pattern of L/S (line/space) = 10/10 μm or less becomes It is erected and the wiring board cannot be made fine.

因此,本發明的課題係提供可一邊保證種子層與絕緣層的密接性,一邊實現配線圖案的細微化的配線基板的製 造方法、配線基板及配線基板製造裝置。 Therefore, the problem of the present invention is to provide a wiring board which can realize the miniaturization of the wiring pattern while ensuring the adhesion between the seed layer and the insulating layer. Manufacturing method, wiring board, and wiring board manufacturing apparatus.

為了解決前述課題,關於本發明之配線基板的製造方法的一樣態,係包含:第一工程,係對於絕緣層被層積於導電層上的配線基板材料,形成貫通前述絕緣層的貫通孔;第二工程,係藉由對於形成前述貫通孔的前述配線基板材料,照射波長220nm以下的紫外線,進行該配線基板材料的除膠渣處理;第三工程,係去除形成於進行過前述除膠渣處理之前述貫通孔底部的導電材料的氧化膜,於前述貫通孔內及前述絕緣層上,利用使材料粒子衝突附著,形成種子層;及第四工程,係於前述種子層上,藉由電解電鍍形成由導電材料所成的電鍍層。 In order to solve the above problems, the first aspect of the method for manufacturing a wiring board according to the present invention includes forming a through hole penetrating the insulating layer with respect to a wiring board material in which an insulating layer is laminated on a conductive layer; In the second step, the wiring substrate material forming the through-hole is irradiated with ultraviolet rays having a wavelength of 220 nm or less to perform desmear treatment of the wiring substrate material, and the third process is performed by removing the pre-squeezing residue. An oxide film of a conductive material at the bottom of the through hole is treated to form a seed layer by causing material particles to collide with each other in the through hole and the insulating layer; and a fourth process is performed on the seed layer by electrolysis Electroplating forms a plating layer made of a conductive material.

如此,因為進行紫外線所致之除膠渣處理,可抑制絕緣層表面的粗化。因此,可適切地形成細微配線圖案。又,利用使材料粒子衝突附著,形成種子層,所以,可不依據如先前之固著效果,藉由種子層,保證與絕緣層的密接強度。尤其,利用照射不透射絕緣層之波長220nm以下的紫外線,可讓絕緣層表面產生色中心(構造缺陷、鍵結缺陷)。此時,材料粒子(導電材料)被打入絕緣層,利用對存在於承受紫外線照射之樹脂表面的鍵結缺陷部施加能量,在金屬粒子與樹脂之間可產生新的化學鍵結作用。藉此,相較於金屬粒子衝突附著於未承受波長220nm以下之紫外線的照射的樹脂,可形成具有強密接力 的種子層。 Thus, the roughening of the surface of the insulating layer can be suppressed by performing the desmear treatment by ultraviolet rays. Therefore, the fine wiring pattern can be appropriately formed. Further, since the seed particles are formed by collision of the material particles, the adhesion strength to the insulating layer can be ensured by the seed layer without depending on the fixing effect as in the prior art. In particular, by irradiating ultraviolet rays having a wavelength of 220 nm or less which does not transmit the insulating layer, color centers (structural defects and bonding defects) can be generated on the surface of the insulating layer. At this time, the material particles (conductive material) are driven into the insulating layer, and energy is applied to the bonding defect portion existing on the surface of the resin subjected to ultraviolet irradiation, whereby a new chemical bonding action can be generated between the metal particles and the resin. Thereby, compared with the metal particles colliding with the resin that is not irradiated with ultraviolet rays having a wavelength of 220 nm or less, a strong bonding force can be formed. Seed layer.

又,於除膠渣處理後之貫通孔底部的導電材料,有因處理後的時間經過等形成氧化膜之狀況,放置該氧化膜而形成種子層的話,有種子層與導電層的連接性降低之虞,進而有導電層與電鍍層的連接強度降低之虞。因此,在第三工程中,利用去除氧化膜並且形成種子層,保證種子層與導電層的連接性。 Further, in the conductive material at the bottom of the through-hole after the desmear treatment, an oxide film is formed due to the passage of time after the treatment, and when the oxide film is formed to form a seed layer, the connectivity between the seed layer and the conductive layer is lowered. Then, there is a possibility that the connection strength between the conductive layer and the plating layer is lowered. Therefore, in the third process, the removal of the oxide film and the formation of the seed layer ensure the connectivity of the seed layer to the conductive layer.

於前述之配線基板的製造方法中,前述第三工程,係藉由離子蝕刻去除前述氧化膜亦可,藉由藥液去除前述氧化膜亦可,藉由混合過氧化氫與硫酸的藥液去除前述氧化膜亦可。藉此,可形成確保與導電層之連接強度的種子層。 In the above method for manufacturing a wiring board, in the third aspect, the oxide film may be removed by ion etching, and the oxide film may be removed by a chemical solution, and the chemical solution of hydrogen peroxide and sulfuric acid may be removed. The above oxide film may also be used. Thereby, a seed layer which ensures the strength of connection with the conductive layer can be formed.

又,於前述之配線基板的製造方法中,前述第三工程,係藉由離子蝕刻去除前述氧化膜,藉由濺鍍法形成前述種子層亦可。藉此,可僅利用使電壓施加的方向反轉,從氧化膜的去除切換成種子層的形成。 Further, in the above method for manufacturing a wiring board, in the third aspect, the oxide film may be removed by ion etching, and the seed layer may be formed by a sputtering method. Thereby, the direction in which the voltage is applied can be reversed, and the removal of the oxide film can be switched to the formation of the seed layer.

進而,關於本發明的配線基板,係藉由前述任一之配線基板的製造方法所製造。所以,該配線基板係可作為保證種子層與絕緣層的密接性,且確保導電層與電鍍層的連接強度之高信賴性的細微配線基板。 Further, the wiring board of the present invention is produced by any of the above methods for manufacturing a wiring board. Therefore, the wiring board can be used as a fine wiring substrate which ensures high adhesion between the seed layer and the insulating layer and ensures high connection strength between the conductive layer and the plating layer.

又,關於本發明的配線基板製造裝置之一樣態,係具備:紫外線照射部,係藉由對於在導電層上層積絕緣層,並形成貫通前述絕緣層的貫通孔的配線基板材料,照射波長220nm以下的紫外線,進行該配線基板材 料的除膠渣處理;及種子層形成部,係去除形成於進行過前述除膠渣處理之前述貫通孔底部的導電材料的氧化膜,於前述貫通孔內及前述絕緣層上,利用使材料粒子衝突附著,形成種子層。藉此,可製造保證種子層與絕緣層的密接性,且確保導電層與電鍍層的連接強度之高信賴性的配線基板。 In the same manner as the wiring board manufacturing apparatus of the present invention, the ultraviolet irradiation unit is provided with a wiring substrate material which is formed by laminating an insulating layer on the conductive layer and forming a through hole penetrating the insulating layer. The following ultraviolet rays are used to perform the wiring base sheet And a seed layer forming portion for removing an oxide film of a conductive material formed on a bottom portion of the through hole subjected to the desmear treatment, and using the material in the through hole and the insulating layer The particles collide and form a seed layer. Thereby, it is possible to manufacture a wiring board which ensures the adhesion between the seed layer and the insulating layer and ensures high connection strength between the conductive layer and the plating layer.

依據本發明,可一邊保證種子層與絕緣層的密接性,一邊實現配線圖案的細微化,可製造高信賴性的細微配線基板。 According to the present invention, the wiring pattern can be made fine while ensuring the adhesion between the seed layer and the insulating layer, and a highly reliable fine wiring substrate can be manufactured.

10‧‧‧絕緣層 10‧‧‧Insulation

11‧‧‧導電層 11‧‧‧ Conductive layer

12‧‧‧絕緣層 12‧‧‧Insulation

12a‧‧‧通孔 12a‧‧‧through hole

13‧‧‧種子層 13‧‧‧ seed layer

14‧‧‧電鍍層 14‧‧‧Electroplating

100‧‧‧試料 100‧‧‧ samples

111‧‧‧導電層 111‧‧‧ Conductive layer

112‧‧‧絕緣層 112‧‧‧Insulation

112a‧‧‧通孔 112a‧‧‧through hole

114‧‧‧電鍍層 114‧‧‧Electroplating

210‧‧‧配線基板製造裝置 210‧‧‧Wiring substrate manufacturing equipment

211‧‧‧紫外線照射裝置 211‧‧‧UV irradiation device

212‧‧‧超音波洗淨‧乾燥裝置 212‧‧‧Ultrasonic washing and drying equipment

213‧‧‧蝕刻‧濺鍍裝置 213‧‧‧etching ‧sputtering device

220‧‧‧配線基板製造裝置 220‧‧‧Wiring substrate manufacturing device

221‧‧‧紫外線照射裝置 221‧‧‧UV irradiation device

222‧‧‧超音波洗淨‧乾燥裝置 222‧‧‧Ultrasonic washing and drying equipment

223‧‧‧遮罩剝離裝置 223‧‧‧mask peeling device

224‧‧‧蝕刻‧濺鍍裝置 224‧‧‧etching ‧sputtering device

AI‧‧‧氬離子 AI‧‧‧ argon ion

C‧‧‧色中心 C‧‧‧色中心

L‧‧‧雷射 L‧‧‧Laser

P‧‧‧電漿 P‧‧‧Plastic

R‧‧‧光阻圖案 R‧‧‧resist pattern

S‧‧‧膠渣 S‧‧‧ slag

T‧‧‧靶材料 T‧‧‧ target material

TP‧‧‧靶粒子(金屬粒子) TP‧‧‧ target particles (metal particles)

F‧‧‧氧化膜 F‧‧‧Oxide film

[圖1]揭示本實施形態之配線基板的製造方法的圖。 Fig. 1 is a view showing a method of manufacturing a wiring board of the embodiment.

[圖2]表示環氧樹脂之紫外線透射率特性的圖。 Fig. 2 is a graph showing the ultraviolet transmittance characteristics of an epoxy resin.

[圖3]對承受220nm以下之紫外光的樹脂施加濺鍍的圖。 Fig. 3 is a view showing sputtering applied to a resin that receives ultraviolet light of 220 nm or less.

[圖4]對承受250nm之紫外光的樹脂施加濺鍍的圖。 Fig. 4 is a view showing sputtering applied to a resin which is subjected to ultraviolet light of 250 nm.

[圖5]施加離子蝕刻之後施加濺鍍的圖。 [Fig. 5] A diagram in which sputtering is applied after ion etching is applied.

[圖6]放置氧化膜而施加濺鍍的圖。 Fig. 6 is a view in which an oxide film is placed and sputtering is applied.

[圖7]針對通孔連接強度的評估進行說明的圖。 Fig. 7 is a view for explaining evaluation of through-hole connection strength.

[圖8]揭示配線基板製造裝置之構造的概略圖。 FIG. 8 is a schematic view showing a structure of a wiring board manufacturing apparatus.

以下,依據圖面來說明本發明的實施形態。 Hereinafter, embodiments of the present invention will be described based on the drawings.

圖1係揭示本實施形態之配線基板的製造方法的圖。於本實施形態中,製造對象的配線基板,係於核心基板上層積導電層(配線層)與絕緣層所成的多層配線基板。核心基板係例如藉由玻璃環氧樹脂等所構成。作為構成導電層(配線層)的材料,例如可使用銅、鎳、金等。 Fig. 1 is a view showing a method of manufacturing a wiring board of the embodiment. In the present embodiment, the wiring board to be manufactured is a multilayer wiring board formed by laminating a conductive layer (wiring layer) and an insulating layer on a core substrate. The core substrate is made of, for example, glass epoxy resin or the like. As a material constituting the conductive layer (wiring layer), for example, copper, nickel, gold, or the like can be used.

絕緣層係例如藉由含有由無機物質所成之粒狀充填物的樹脂等所構成。作為此種樹脂,係例如可使用環氧樹脂、雙馬來醯亞胺-三氮雜苯樹脂、聚醯亞胺樹脂、聚酯樹脂等。又,作為構成粒狀充填物的材料,例如可使用氧化矽、氧化鋁、雲母、矽酸鹽、硫酸鋇、氫氧化鎂、氧化鈦等。 The insulating layer is composed of, for example, a resin containing a particulate filler made of an inorganic substance. As such a resin, for example, an epoxy resin, a bismaleimide-triazabenzene resin, a polyimide resin, a polyester resin or the like can be used. Further, as the material constituting the granular filler, for example, cerium oxide, aluminum oxide, mica, ceric acid salt, barium sulfate, magnesium hydroxide, titanium oxide or the like can be used.

在製造多層配線基板時,首先如圖1(a)所示,形成層積導電層11與絕緣層12所成的配線基板材料。作為於導電層11上形成絕緣層12的方法,可利用塗布液狀的熱硬化性樹脂中含有粒狀充填物所成的絕緣層形成材料之後,對該絕緣層形成材料進行硬化處理的方法,及藉由熱壓接合等來貼合含有粒狀充填物的絕緣片的方法等。 When manufacturing a multilayer wiring board, first, as shown in FIG. 1(a), a wiring board material formed by laminating the conductive layer 11 and the insulating layer 12 is formed. As a method of forming the insulating layer 12 on the conductive layer 11, a method of curing the insulating layer forming material after the insulating layer forming material containing the particulate filler in the liquid thermosetting resin is applied, And a method of bonding an insulating sheet containing a particulate filler by thermocompression bonding or the like.

接著,如圖1(b)所示,藉由使用雷射L對絕緣層12進行加工等,形成到達導電層11之深度的通孔12a。作為雷射加工的方法,可利用使用CO2雷射的方法,及使用UV雷射的方法等。再者,形成通孔12a的方 法,並不限定於雷射加工,使用例如鑽孔加工等亦可。 Next, as shown in FIG. 1(b), the insulating layer 12 is processed by using the laser light L or the like to form a through hole 12a reaching the depth of the conductive layer 11. As a method of laser processing, a method using a CO 2 laser, a method using a UV laser, or the like can be utilized. Further, the method of forming the through hole 12a is not limited to the laser processing, and for example, drilling processing or the like may be used.

如此形成通孔12a的話,於絕緣層12之通孔12a的內壁面(側壁)、絕緣層12的表面之通孔12a的周邊區域、及藉由通孔12a的底部,亦即導電層11之通孔12a所露出的部分等,會發生起因於構成導電層11及絕緣層12之材料的膠渣(殘渣)S。 When the through hole 12a is formed in this way, the inner wall surface (side wall) of the through hole 12a of the insulating layer 12, the peripheral region of the through hole 12a of the surface of the insulating layer 12, and the bottom portion of the through hole 12a, that is, the conductive layer 11 A slag (residue) S due to a material constituting the conductive layer 11 and the insulating layer 12 occurs in a portion where the through hole 12a is exposed.

因此,如圖1(c)所示,進行去除膠渣S的處理(除膠渣處理)。在本實施形態中,作為除膠渣處理,使用利用對於被處理部分照射紫外線(UV)來去除膠渣S的所謂光學除膠渣處理。更具體來說,在光學除膠渣處理中,進行對於配線基板材料的被處理部分照射前述之紫外線的紫外線照射處理工程,與在該紫外線照射處理工程之後,對配線基板材料賦予物理性振動的物理性振動處理工程。 Therefore, as shown in Fig. 1(c), the treatment for removing the slag S (with the desmear treatment) is performed. In the present embodiment, as the desmear treatment, a so-called optical desmear process in which the slag S is removed by irradiating ultraviolet rays (UV) to the portion to be processed is used. More specifically, in the optical desmear treatment, an ultraviolet irradiation treatment process for irradiating the processed portion of the wiring substrate material with the ultraviolet rays is performed, and after the ultraviolet irradiation treatment process, physical vibration is applied to the wiring substrate material. Physical vibration treatment engineering.

在此,針對光學除膠渣處理進行詳細說明。 Here, the optical desmear treatment will be described in detail.

紫外線照射處理係例如可在大氣等之包含氧的氣氛下進行。作為紫外線光源,可利用射出波長220nm以下,理想為190nm以下的紫外線(真空紫外線)之各種燈管。在此,設為波長220nm是因為紫外線的波長超過220nm時,會難以分解去除起因於樹脂等的有機物質的膠渣。 The ultraviolet irradiation treatment can be carried out, for example, in an atmosphere containing oxygen such as the atmosphere. As the ultraviolet light source, various types of lamps having an emission wavelength of 220 nm or less, preferably 190 nm or less of ultraviolet rays (vacuum ultraviolet rays) can be used. Here, the wavelength of 220 nm is that when the wavelength of the ultraviolet light exceeds 220 nm, it is difficult to decompose and remove the slag caused by the organic substance such as resin.

起因於有機物質的膠渣,係於紫外線照射處理工程中,藉由照射波長220nm以下的紫外線,因紫外線的能量及伴隨紫外線的照射所產生的臭氧及活性氧而分解。又,起因於無機物質的膠渣,具體來說氧化矽及氧化鋁係因被照射紫外線而成為脆弱者。 The slag resulting from the organic substance is decomposed by ultraviolet rays having a wavelength of 220 nm or less by irradiation with ultraviolet rays having a wavelength of 220 nm or less and ozone and active oxygen generated by irradiation with ultraviolet rays. Further, the slag which is caused by the inorganic substance, specifically, cerium oxide and aluminum oxide are weak due to irradiation with ultraviolet rays.

作為紫外線光源,例如可使用封入氙氣的氙準分子燈(尖峰波長172nm)、低壓水銀燈(185nm輝線)等。其中,作為除膠渣處理所用者,例如氙準分子燈較為理想。 As the ultraviolet light source, for example, a xenon excimer lamp (spike wavelength: 172 nm) in which helium gas is enclosed, a low pressure mercury lamp (185 nm glow line), or the like can be used. Among them, as a person who performs the desmear treatment, for example, a bismuth excimer lamp is preferable.

於進行前述之紫外線照射處理的紫外線照射裝置中,被處理對象即配線基板材料在包含氧之處理氣體的氣氛下被暴露於紫外線的處理區域,係被加熱成例如120℃以上190℃以下(例如150℃)。又,紫外線射出窗與被處理對象即配線基板材料的間隔距離,例如設定為0.3mm。再者,紫外線的照度及紫外線的照射時間等,可考慮膠渣S的殘留狀態等而適當設定。 In the ultraviolet irradiation device that performs the above-described ultraviolet irradiation treatment, the wiring substrate material to be processed, which is exposed to ultraviolet rays in an atmosphere containing a processing gas for oxygen, is heated to, for example, 120° C. or higher and 190° C. or lower (for example, 150 ° C). Moreover, the distance between the ultraviolet light emission window and the wiring substrate material to be processed is set to, for example, 0.3 mm. In addition, the illuminance of the ultraviolet ray, the irradiation time of the ultraviolet ray, and the like can be appropriately set in consideration of the residual state of the slag S or the like.

又,物理性振動處理係例如可藉由超音波振動處理來進行。超音波振動處理之超音波的頻率係例如為20kHz以上70kHz以下為佳。因為超音波的頻率超過70kHz的話,會破壞起因於無機物質的膠渣而難以使其從配線基板材料脫離。 Further, the physical vibration processing can be performed, for example, by ultrasonic vibration processing. The frequency of the ultrasonic wave subjected to the ultrasonic vibration processing is preferably 20 kHz or more and 70 kHz or less. When the frequency of the ultrasonic wave exceeds 70 kHz, the slag due to the inorganic substance is destroyed and it is difficult to separate it from the wiring board material.

於此種超音波振動處理中,作為超音波的振動媒體,可使用水等的液體及空氣等的氣體。 In such ultrasonic vibration processing, a liquid such as water or a gas such as air can be used as the vibration medium of the ultrasonic wave.

具體說明的話,在作為振動媒體使用水時,可藉由將配線基板材料例如浸漬於水中,在該狀態下,使該水超音波振動,進行超音波振動處理。在作為超音波的振動媒體使用液體時,超音波振動處理的處理時間例如為10秒鐘~600秒鐘。 Specifically, when water is used as the vibration medium, the wiring substrate material can be immersed in water, for example, and the water ultrasonic wave can be vibrated in this state to perform ultrasonic vibration processing. When a liquid is used as the ultrasonic vibration medium, the processing time of the ultrasonic vibration processing is, for example, 10 seconds to 600 seconds.

又,在作為振動媒體使用空氣時,可藉由一 邊使壓縮空氣超音波振動一邊噴吹至配線基板材料,進行超音波振動處理。在此,壓縮空氣的壓力例如為0.2MPa以上為佳。又,壓縮空氣所致之超音波振動處理的處理時間係例如5秒鐘~60秒鐘。 Moreover, when air is used as a vibration medium, one can be used Ultrasonic vibration treatment is performed by blowing the compressed air ultrasonic vibration to the wiring substrate material. Here, the pressure of the compressed air is preferably 0.2 MPa or more. Further, the processing time of the ultrasonic vibration treatment by the compressed air is, for example, 5 seconds to 60 seconds.

前述之紫外線照射處理工程及物理性振動處理工程,係以該順序分別進行1次亦可,但交互重複進行紫外線照射處理工程及物理性振動處理工程為佳。在此,紫外線照射處理工程及物理性振動處理工程的重複次數,考慮各紫外線照射處理工程之紫外線的照射時間等來適切設定,例如1次~5次。 The ultraviolet irradiation treatment engineering and the physical vibration treatment engineering described above may be performed once in this order, but it is preferable to repeat the ultraviolet irradiation treatment engineering and the physical vibration treatment engineering. Here, the number of repetitions of the ultraviolet irradiation treatment process and the physical vibration treatment process is appropriately set in consideration of the irradiation time of the ultraviolet rays of each ultraviolet irradiation treatment process, for example, once to five times.

如此,於紫外線照射處理中藉由將波長220nm以下的紫外線,照射至包含氧的處理氣體而產生臭氧及活性氧,起因於有機物質的膠渣S,係藉由臭氧及活性氧而分解且氣體化。結果,起因於有機物質的膠渣S的大部分被去除。此時,起因於無機物質的膠渣S係因起因於有機物質的膠渣S的去除而露出,進而,因被照射紫外線而成為脆弱者。 In the ultraviolet irradiation treatment, ultraviolet rays having a wavelength of 220 nm or less are irradiated to a processing gas containing oxygen to generate ozone and active oxygen, and the slag S due to the organic substance is decomposed by ozone and active oxygen and gas. Chemical. As a result, most of the slag S resulting from the organic matter is removed. At this time, the slag S due to the inorganic substance is exposed by the removal of the slag S caused by the organic substance, and further becomes weak due to the irradiation of the ultraviolet ray.

然後,藉由在該狀態下施加物理性振動處理,露出之起因於無機物質的膠渣S及起因於有機物質的膠渣S的殘留部分,藉由振動所致之機械作用而被破壞去除。或者,因為起因於無機物質之膠渣S的收縮、及在對各膠渣S照射紫外線時發生之熱膨脹的差等,在膠渣之間產生些微間隙,起因於無機物質的膠渣S,可藉由施加物理性振動處理而從配線基板材料脫離。結果,可從配線基 板材料完全去除起因於無機物質的膠渣S,與起因於有機物質的膠渣S。 Then, by applying a physical vibration treatment in this state, the residue of the slag S caused by the inorganic substance and the slag S caused by the organic substance is exposed and destroyed by the mechanical action by vibration. Or, because of the shrinkage of the slag S due to the inorganic substance and the difference in thermal expansion which occurs when the slag S is irradiated with ultraviolet rays, a slight gap is generated between the slags, which is caused by the slag S of the inorganic substance. It is detached from the wiring substrate material by applying physical vibration treatment. Result from the wiring base The plate material completely removes the slag S resulting from the inorganic substance and the slag S resulting from the organic substance.

依據本實施形態之光學除膠渣處理,因為只要對於配線基板材料進行紫外線照射處理及物理性振動處理即可,不需要使用需要廢液處理的藥品。 According to the optical desmear treatment of the present embodiment, it is not necessary to use a chemical treatment that requires waste liquid treatment as long as the wiring substrate material is subjected to ultraviolet irradiation treatment or physical vibration treatment.

光學除膠渣處理完成的話,接著,進行形成種子層的種子層形成處理。在該種子層形成處理中,進行如圖1(d)所示,去除形成於通孔12a底部的氧化膜F的去除工程,與如圖1(e)所示,於絕緣層12的上面及通孔12a的內面形成種子層13的形成工程。 When the optical desmear treatment is completed, next, a seed layer formation treatment for forming a seed layer is performed. In the seed layer forming process, as shown in FIG. 1(d), the removal process of the oxide film F formed on the bottom of the via hole 12a is removed, as shown in FIG. 1(e), on the upper surface of the insulating layer 12 and The inner surface of the through hole 12a forms a forming process of the seed layer 13.

在本實施形態中,作為去除工程之氧化膜F的去除方法,使用離子蝕刻。具體來說,如圖1(d)所示,在氬氣氛中對向於配線基板材料來配置靶材料T,對配線基板材料與靶材料T之間,施加靶材料T相對地成為正電位,配線基板材料相對地成為負電位之極性的電壓。藉此,在配線基板材料與靶材料T之間,產生氬的電漿P,電漿P中的氬離子AI朝向相對地成為負電位的配線基板材料飛去,與氧化膜F等衝突。藉由該衝突,蝕刻去除氧化膜F。 In the present embodiment, ion etching is used as a method of removing the oxide film F for the removal process. Specifically, as shown in FIG. 1(d), the target material T is placed against the wiring substrate material in an argon atmosphere, and the target material T is applied to the positive potential between the wiring substrate material and the target material T. The wiring board material relatively has a voltage of a negative potential. Thereby, a plasma P of argon is generated between the wiring substrate material and the target material T, and the argon ions AI in the plasma P fly toward the wiring substrate material which is relatively negatively charged, and collide with the oxide film F or the like. By this conflict, the oxide film F is removed by etching.

在本實施形態中,作為形成工程中種子層13的形成方法,使用濺鍍。具體來說,如圖1(e)所示,將具有與去除工程之電壓極性反向的電壓極性的電壓,施加於配線基板材料與靶材料T之間。藉此,在配線基板材料與靶材料T之間,產生氬的電漿P,電漿P中的氬離子AI 與相對地成為負電位得靶材料T衝突。因為該衝突而靶粒子TP從靶材料T被打出,其靶粒子TP衝突附著於配線基板材料的表面。利用如此使靶粒子TP附著,形成種子層13。再者,在形成種子層13的濺鍍中,例如,為了確保密接強度,首先作為靶材料T,使用Ti(鈦),形成成為基底之層(10nm~100nm程度),之後,作為靶材料T,使用Cu(銅),形成種子層(100nm~1000nm程度)。 In the present embodiment, sputtering is used as a method of forming the seed layer 13 in the forming process. Specifically, as shown in FIG. 1(e), a voltage having a voltage polarity opposite to the polarity of the voltage of the removal process is applied between the wiring substrate material and the target material T. Thereby, between the wiring substrate material and the target material T, a plasma P of argon is generated, and an argon ion AI in the plasma P is generated. It collides with the target material T which becomes a negative potential relatively. Because of the collision, the target particles TP are ejected from the target material T, and the target particles TP collide with the surface of the wiring substrate material. The seed layer 13 is formed by adhering the target particles TP in this manner. In the sputtering of the seed layer 13, for example, in order to secure the adhesion strength, Ti (titanium) is first used as the target material T to form a layer to be a base (about 10 nm to 100 nm), and then as a target material T. A Cu (copper) is used to form a seed layer (about 100 nm to 1000 nm).

接著,如圖1(f)所示,於種子層13上,形成光阻圖案R。作為光阻圖案R的形成方法,例如,可使用在種子層13上塗布光阻劑之後,藉由曝光‧顯像,形成圖案的方法。接著,如圖1(g)所示,將種子層13藉由利用於電鍍供電路徑的電解電鍍,從通孔12a內涵蓋到光阻圖案R的開口部,形成電鍍層14。作為電鍍層14,例如,可使用由Cu(銅)等所成之層(20μm~50μm程度)。 Next, as shown in FIG. 1(f), a photoresist pattern R is formed on the seed layer 13. As a method of forming the photoresist pattern R, for example, a method of forming a pattern by exposure ‧ development after application of a photoresist on the seed layer 13 can be used. Next, as shown in FIG. 1(g), the seed layer 13 is formed by electroplating using a plating power supply path to cover the opening portion of the photoresist pattern R from the via hole 12a. As the plating layer 14, for example, a layer made of Cu (copper) or the like (about 20 μm to 50 μm) can be used.

之後,如圖1(h)所示,去除光阻圖案R,接下來,如圖1(i)所示,將電鍍層14設為遮罩,去除(閃速蝕刻)種子層13。 Thereafter, as shown in FIG. 1(h), the photoresist pattern R is removed, and then, as shown in FIG. 1(i), the plating layer 14 is masked, and the seed layer 13 is removed (flash-etched).

再者,圖1所示之各工程中,圖1(b)所示工程,對應在被層積於導電層上的絕緣層形成貫通孔的第一工程,圖1(c)所示工程對應第一工程之後,照射波長220nm以下的紫外線,進行除膠渣處理的第二工程。又,圖1(d)及圖1(e)所示工程,對應在第二工程之後,於前述貫通孔內及絕緣層上,形成種子層的第三工程,圖1(g)所示工程,對應在種子層上藉由電解電鍍,形成由導電材料 所成之電鍍層的第四工程。 In addition, in each of the projects shown in FIG. 1, the first project shown in FIG. 1(b) corresponds to the formation of a through hole in the insulating layer laminated on the conductive layer, and the project shown in FIG. 1(c) corresponds to After the first process, ultraviolet rays having a wavelength of 220 nm or less were irradiated to perform a second process of desmear treatment. Further, in the works shown in FIG. 1(d) and FIG. 1(e), the third project of forming a seed layer in the through hole and the insulating layer after the second process is shown in FIG. 1(g). Corresponding to the seed layer by electrolytic plating to form a conductive material The fourth project of the electroplated layer.

如此,在本實施形態中,利用光學除膠渣處理來去除膠渣S之後,藉由濺鍍法形成種子層13。 As described above, in the present embodiment, after the slag S is removed by the optical desmear treatment, the seed layer 13 is formed by sputtering.

先前,絕緣層與種子層的密接性,係藉由固著效果來保證。亦即,對於為了確保絕緣層與種子層的密接性來說,讓絕緣層的表面粗化為佳。然而,讓絕緣層的表面粗化的話,尤其L/S(線/間隔物)=10/10μm以下的細微配線圖案變成不會豎立,故難以製作細微配線基板。因此,對於為了製作細微配線基板來說,需要不讓絕緣層的表面粗化,且保證絕緣層與種子層的密接性。本發明者係發現利用將配線基板的製造工程之一部分即除膠渣處理與種子層形成處理,藉由光學除膠渣處理與濺鍍法的組合來進行,可不讓絕緣層的表面粗化,保證絕緣層與種子層的密接性。 Previously, the adhesion between the insulating layer and the seed layer was ensured by the anchoring effect. That is, in order to ensure the adhesion between the insulating layer and the seed layer, it is preferable to roughen the surface of the insulating layer. However, when the surface of the insulating layer is roughened, in particular, the fine wiring pattern of L/S (line/spacer) = 10/10 μm or less is not erected, so that it is difficult to fabricate a fine wiring board. Therefore, in order to manufacture a fine wiring substrate, it is necessary to prevent the surface of the insulating layer from being roughened, and to ensure the adhesion between the insulating layer and the seed layer. The present inventors have found that the desmear treatment and the seed layer formation treatment, which is a part of the manufacturing process of the wiring substrate, can be performed by a combination of an optical desmear treatment and a sputtering method, and the surface of the insulating layer can be prevented from being roughened. Ensure the adhesion between the insulation layer and the seed layer.

光學除膠渣處理可不讓被處理物體的表面粗化,來去除膠渣。又,在本實施形態之光學除膠渣處理中,因為在紫外線照射處理之後實施物理性振動處理,所以,可適切地去除起因於有機物質的膠渣與起因於無機物質的膠渣。 Optical desmear treatment can prevent the surface of the object to be roughened to remove the glue. Further, in the optical desmear treatment of the present embodiment, since the physical vibration treatment is performed after the ultraviolet irradiation treatment, the slag caused by the organic substance and the slag resulting from the inorganic substance can be appropriately removed.

進而,因為使用濺鍍法來形成種子層13,在表面未被粗化的絕緣層12上,能以充分的密接強度形成種子層13。尤其,於紫外線照射處理中使用波長220nm以下的紫外線,在該紫外線照射處理之後實施使用濺鍍法的種子層形成處理,所以,於絕緣層12上可形成細緻強固的種 子層13。以下,針對此點進行詳細說明。 Further, since the seed layer 13 is formed by sputtering, the seed layer 13 can be formed with sufficient adhesion strength on the insulating layer 12 whose surface is not roughened. In particular, ultraviolet rays having a wavelength of 220 nm or less are used for the ultraviolet irradiation treatment, and after the ultraviolet irradiation treatment, the seed layer formation treatment using the sputtering method is performed, so that a fine and strong species can be formed on the insulating layer 12. Sublayer 13. Hereinafter, this point will be described in detail.

圖2係揭示環氧樹脂(25μm膜)的紫外線透射率特性的圖。於圖2中,橫軸是紫外線的波長(nm),縱軸是紫外線的透射率(%)。 Fig. 2 is a view showing the ultraviolet transmittance characteristics of an epoxy resin (25 μm film). In FIG. 2, the horizontal axis represents the wavelength (nm) of ultraviolet rays, and the vertical axis represents the transmittance (%) of ultraviolet rays.

如該圖2所示,在波長220nm以上的區域,亦即可視光線及近紫外線之一部分的區域中,光線會透射樹脂,該透射率隨著波長變短而變小。具體來說,在超過波長300nm的區域中,光線幾乎都透射樹脂。在波長300nm以下,紫外線雖稍微被樹脂吸收,但該吸收不高,並不是完全遮蔽紫外線的程度。此係因為在樹脂的厚度方向整體會吸收紫外線,藉由該紫外線激發的樹脂,係廣泛分布於樹脂的整體。 As shown in FIG. 2, in a region having a wavelength of 220 nm or more, light may be transmitted through the resin in a region where light is incident on one of the near ultraviolet rays, and the transmittance becomes smaller as the wavelength becomes shorter. Specifically, in a region exceeding a wavelength of 300 nm, light is almost transmitted through the resin. Although the ultraviolet ray is slightly absorbed by the resin at a wavelength of 300 nm or less, the absorption is not high, and the degree of ultraviolet ray is not completely blocked. This is because the entire surface of the resin absorbs ultraviolet rays, and the resin excited by the ultraviolet rays is widely distributed throughout the resin.

另一方面,波長220nm以下的紫外線,不會透射樹脂。該消光度高,紫外線在樹脂的表面層被吸收。更為短波長的話,在樹脂的級表面中紫外線完全被吸收,因紫外線的吸收所發生之激發處,層狀地分布於樹脂表面。 On the other hand, ultraviolet rays having a wavelength of 220 nm or less do not transmit the resin. This extinction is high, and ultraviolet rays are absorbed in the surface layer of the resin. At a shorter wavelength, the ultraviolet rays are completely absorbed in the surface of the resin, and the excitation portions generated by the absorption of the ultraviolet rays are layered on the surface of the resin.

然後,此種活性的樹脂部係藉由因濺鍍所飛來的靶粒子打入樹脂時的能量,做出新的鍵結,強固地固定靶粒子。 Then, the active resin portion is newly bonded by the energy when the target particles flying by sputtering are driven into the resin, and the target particles are strongly fixed.

圖3係揭示對承受波長220nm以下之紫外線的樹脂施加濺鍍時之狀態的圖,圖4係揭示對承受波長250nm以下之紫外線的樹脂施加濺鍍時之狀態的圖。在該等圖3、圖4中,揭示包含絕緣層10、具有層積於絕緣層10 的表面上之所需要圖案的導電層11、層積於包含導電層11之絕緣層10上的絕緣層12所構成的配線基板材料之一部分。 Fig. 3 is a view showing a state in which sputtering is applied to a resin that receives ultraviolet rays having a wavelength of 220 nm or less, and Fig. 4 is a view showing a state in which sputtering is applied to a resin that receives ultraviolet rays having a wavelength of 250 nm or less. In FIG. 3 and FIG. 4, it is disclosed that the insulating layer 10 is included and has a layer 10 on the insulating layer 10 . The conductive layer 11 of the desired pattern on the surface, and a portion of the wiring substrate material formed by the insulating layer 12 laminated on the insulating layer 10 including the conductive layer 11.

作為去除殘留於通孔12a的膠渣(未圖示)的光學除膠渣處理,如圖3(a)所示,在照射波長220nm以下的紫外線(UV)時,如上所述,紫外線在絕緣層12表面被吸收,於絕緣層12的表面產生色中心(鍵結缺陷、構造缺陷)C。所謂色中心C係因吸收前述之紫外線而被激發,因原子彼此的化學鍵結斷裂或鍵結狀態變化所產生的缺陷。 As an optical desmear treatment for removing the dross (not shown) remaining in the through hole 12a, as shown in FIG. 3(a), when ultraviolet rays (UV) having a wavelength of 220 nm or less are irradiated, as described above, the ultraviolet rays are insulated. The surface of the layer 12 is absorbed, and a color center (bonding defect, structural defect) C is generated on the surface of the insulating layer 12. The color center C is excited by absorbing the ultraviolet rays described above, and is caused by a chemical bond breakage of atoms or a change in a bonding state.

對於如此產生色中心C的絕緣層12表面,如圖3(b)所示,從濺鍍源飛來的靶粒子(金屬粒子)TP被打入的話,色中心C會強固地捕捉該金屬粒子TP。亦即,利用對存在於承受紫外線照射的樹脂表面的鍵結缺陷部施加能量,在金屬粒子與樹脂之間可產生新的化學鍵結作用。圖3(c)係此時的絕緣層12表面的放大圖。如此,承受波長220nm以下之紫外線的絕緣層12與施加濺鍍的金屬膜(圖1的種子層13)的密接性成為非常強固。 With respect to the surface of the insulating layer 12 in which the color center C is thus generated, as shown in FIG. 3(b), when the target particle (metal particle) TP flying from the sputtering source is driven, the color center C strongly captures the metal particle. TP. That is, by applying energy to the bonding defect portion existing on the surface of the resin subjected to ultraviolet irradiation, a new chemical bonding action can be generated between the metal particles and the resin. Fig. 3(c) is an enlarged view of the surface of the insulating layer 12 at this time. Thus, the adhesion between the insulating layer 12 that receives ultraviolet rays having a wavelength of 220 nm or less and the metal film to be sputtered (the seed layer 13 of FIG. 1) is extremely strong.

另一方面,對於與圖3所示之配線基板材料相同的配線基板材料,作為光學除膠渣處理,照射例如波長250nm的紫外線時,在承受紫外線的絕緣層12中,被激發之樹脂的分布較鬆散,分布於絕緣層12整體。亦即,如圖4(a)所示,色中心C係不分布於絕緣層12的表面,分布於絕緣層12的內部。 On the other hand, the wiring board material similar to the wiring board material shown in FIG. 3 is subjected to optical desmear treatment, and when irradiated with ultraviolet rays having a wavelength of, for example, 250 nm, the distribution of the excited resin in the insulating layer 12 subjected to ultraviolet rays is applied. It is loose and distributed throughout the insulating layer 12. That is, as shown in FIG. 4(a), the color centers C are not distributed on the surface of the insulating layer 12, and are distributed inside the insulating layer 12.

因此,對於該絕緣層12表面,如圖4(b)所示,即使 打入從濺鍍源飛來的靶粒子(金屬粒子)TP,金屬粒子TP的捕捉作用也較少。亦即,於圖4(c)揭示此時之絕緣層12表面的放大圖般,並無絕緣層12表面與金屬粒子TP的特別鍵結作用,形成於絕緣層12上的金屬膜(圖1的種子層13)的密接力不會被強化。 Therefore, for the surface of the insulating layer 12, as shown in FIG. 4(b), even The target particles (metal particles) TP flying from the sputtering source are driven, and the trapping action of the metal particles TP is also small. That is, in FIG. 4(c), as shown in an enlarged view of the surface of the insulating layer 12 at this time, there is no special bonding effect of the surface of the insulating layer 12 and the metal particles TP, and the metal film formed on the insulating layer 12 (FIG. 1) The adhesion of the seed layer 13) is not enhanced.

在本實施形態中,利用於紫外線照射處理中使用波長220nm以下的紫外線,在該紫外線照射處理之後實施使用濺鍍法的種子層形成處理,可於絕緣層12上可形成細緻強固的種子層13。所以,將該種子層13對基底施加電解電鍍的電鍍層14,係表示對於絕緣層12的高密接性。如此,可不讓絕緣層12的表面粗化,保證絕緣層12與種子層13的密接性。結果,可實現高信賴性的細微配線基板。 In the present embodiment, ultraviolet rays having a wavelength of 220 nm or less are used in the ultraviolet irradiation treatment, and a seed layer forming treatment using a sputtering method is performed after the ultraviolet irradiation treatment, whereby a fine and strong seed layer 13 can be formed on the insulating layer 12. . Therefore, the plating layer 14 to which electrolytic plating is applied to the substrate by the seed layer 13 indicates high adhesion to the insulating layer 12. Thus, the surface of the insulating layer 12 can be prevented from being roughened, and the adhesion between the insulating layer 12 and the seed layer 13 can be ensured. As a result, a highly reliable fine wiring substrate can be realized.

進而,可將絕緣層12的表面保持為平滑,可提升高頻回應性。頻率變高的話,藉由表皮效應,訊號具有集中於導體表面的性質。如上所述,為了獲得固著效果,讓絕緣層12的表面粗化的話,訊號的傳達距離也會變長,伴隨此,傳送損失變大,回應性變差。在本實施形態中,可減低前述傳送損失,提升回應性。 Further, the surface of the insulating layer 12 can be kept smooth, and the high frequency response can be improved. When the frequency becomes high, the signal has a property of focusing on the surface of the conductor by the skin effect. As described above, in order to obtain the fixing effect, if the surface of the insulating layer 12 is roughened, the signal transmission distance becomes long, and as a result, the transmission loss becomes large and the responsiveness deteriorates. In the present embodiment, the transmission loss can be reduced and the responsiveness can be improved.

如此,在本實施形態中,可保證絕緣層12與種子層13的密接性,但在光學除膠渣處理因某些原因而過剩進行時,及光學除膠渣處理之後,形成種子層之前被長時間放置時等,有露出於通孔12a底部的導電層11會產生氧化膜之虞。然後,放置氧化膜而形成種子層13的話,導 電層11與種子層13的連接強度會降低。因此,在本實施形態中,利用作為種子層13形成的準備,進行離子蝕刻,可形成強固連接於導電層11的種子層13。以下,針對此點更進行說明。 As described above, in the present embodiment, the adhesion between the insulating layer 12 and the seed layer 13 can be ensured, but when the optical desmear treatment is excessively performed for some reason, and after the optical desmear treatment, the seed layer is formed before When placed for a long time, etc., the conductive layer 11 exposed at the bottom of the through hole 12a may cause an oxide film. Then, when the oxide film is placed to form the seed layer 13, the guide The connection strength between the electric layer 11 and the seed layer 13 is lowered. Therefore, in the present embodiment, ion implantation is performed by preparation as the seed layer 13, and the seed layer 13 strongly connected to the conductive layer 11 can be formed. Hereinafter, this point will be further described.

圖5係揭示施加離子蝕刻後施加濺鍍時之狀態的圖,圖6係揭示放置氧化膜而施加濺鍍時之狀態的圖。即使在該等圖5、圖6中,也揭示包含絕緣層10、具有層積於絕緣層10的表面上之所需要圖案的導電層11、層積於包含導電層11之絕緣層10上的絕緣層12所構成的配線基板材料之一部分。 Fig. 5 is a view showing a state in which sputtering is applied after ion etching is applied, and Fig. 6 is a view showing a state in which an oxide film is placed and sputtering is applied. Even in FIGS. 5 and 6, a conductive layer 11 including an insulating layer 10 having a desired pattern laminated on the surface of the insulating layer 10, and laminated on the insulating layer 10 including the conductive layer 11 are disclosed. One part of the wiring substrate material composed of the insulating layer 12.

對於形成通孔12a的配線基板材料進行離子蝕刻時,配線基板材料側成為陰極,如圖5(a)所示,離子AI與導電層11上的氧化膜F衝突,蝕刻去除氧化膜F。 When the wiring substrate material forming the via hole 12a is ion-etched, the wiring substrate material side becomes a cathode, and as shown in FIG. 5(a), the ion AI collides with the oxide film F on the conductive layer 11, and the oxide film F is removed by etching.

對於如此去除氧化膜F的導電層11表面,在再次形成氧化膜F之前,如圖5(b)所示,從濺鍍源飛來的靶粒子(金屬粒子)TP被打入的話,金屬粒子TP會強固地附著於導電層11表面而一體化。圖5(c)係此時的導電層11表面的放大圖。 With respect to the surface of the conductive layer 11 from which the oxide film F is removed, before the oxide film F is formed again, as shown in FIG. 5(b), if the target particles (metal particles) TP flying from the sputtering source are driven, the metal particles are The TP is strongly adhered to the surface of the conductive layer 11 to be integrated. Fig. 5(c) is an enlarged view of the surface of the conductive layer 11 at this time.

另一方面,對於與圖3所示之配線基板材料相同的配線基板材料,如圖6(a)所示,放置氧化膜F而施加濺鍍時,如圖6(b)所示,金屬粒子TP會附著於氧化膜F上。如圖6(c)所示之此時的導電層11表面的放大圖,可獲得堆疊導電層11與氧化膜F與種子層13的層構造,但因為氧化膜F進入其之間,該層構造的強度低,導電層 11與種子層13的連接強度也低。 On the other hand, as for the wiring board material similar to the wiring board material shown in FIG. 3, as shown in FIG. 6(a), when the oxide film F is placed and sputtering is applied, as shown in FIG. 6(b), the metal particles are used. TP adheres to the oxide film F. As shown in the enlarged view of the surface of the conductive layer 11 at this time as shown in FIG. 6(c), the layer structure of the stacked conductive layer 11 and the oxide film F and the seed layer 13 can be obtained, but since the oxide film F enters between them, the layer Low strength of construction, conductive layer The strength of the connection with the seed layer 13 is also low.

在本實施形態中,於種子層的形成處理中,利用在進行去除工程後進行形成工程,可確實地形成與導電層11強固地一體化的種子層13。所以,將該種子層13對基底施加電解電鍍的電鍍層14,係表示對於導電層11的高連接強度。 In the present embodiment, in the formation process of the seed layer, the seed layer 13 which is strongly integrated with the conductive layer 11 can be surely formed by performing the formation process after the removal process. Therefore, the plating layer 14 to which electrolytic plating is applied to the substrate by the seed layer 13 indicates the high connection strength with respect to the conductive layer 11.

(實施例) (Example)

接著,針對為了確認本發明的效果所進行之實施例進行說明。 Next, an embodiment for confirming the effects of the present invention will be described.

<配線基板材料> <Wiring substrate material>

首先,準備於玻璃環氧樹脂與由銅所成之半固化片(prepreg)的芯材,兩面真空層合25μm的環氧樹脂,藉由高壓加壓與烘乾所作成的層積體(環氧基板)。藉由於層積體貼上厚度38μm之PET薄膜所致之保護膜,之後,藉由通孔加工機(UV雷射)施加雷射加工,以500μm間距,格子狀地作成盲通孔。通孔開口徑設為Φ50μm。如此,獲得配線基板材料。又,此時,確認到於配線基板材料的盲通孔底部,殘留有膠渣。 First, a core material made of a glass epoxy resin and a prepreg made of copper, a 25 μm epoxy resin laminated on both sides, and a laminate formed by high pressure pressurization and drying (epoxy substrate) ). A protective film made of a PET film having a thickness of 38 μm was attached to the laminate, and then laser processing was applied by a through hole processing machine (UV laser) to form a blind via hole at a pitch of 500 μm. The through hole opening diameter was set to Φ50 μm. In this way, the wiring substrate material is obtained. Moreover, at this time, it was confirmed that the slag remained in the bottom of the blind via hole of the wiring board material.

<參考例1> <Reference Example 1>

對於前述配線基板材料,施加利用過錳酸液的濕式除膠渣處理,剝離保護膜之後,藉由化學鍍銅(Electroless copper plating)形成1μm的種子層。進而,於其基板,藉由電解電鍍形成30μm的Cu層(電鍍層)。 For the above-mentioned wiring substrate material, wet-type desmear treatment using permanganic acid solution is applied, and after peeling off the protective film, electroless copper plating (Electroless) Copper plating) forms a seed layer of 1 μm. Further, a Cu layer (electroplated layer) of 30 μm was formed on the substrate by electrolytic plating.

<參考例2> <Reference Example 2>

對於前述配線基板材料,施加利用過錳酸液的濕式除膠渣處理之後,藉由使用混合過氧化氫與硫酸之溶液的濕式蝕刻,進行氧化膜去除。然後,剝離保護膜之後,藉由化學鍍銅,形成1μm的種子層。進而,於其基板,藉由電解電鍍形成30μm的Cu層(電鍍層)。 After the wet desmear treatment using the permanganic acid solution is applied to the wiring board material, the oxide film removal is performed by wet etching using a solution of mixed hydrogen peroxide and sulfuric acid. Then, after peeling off the protective film, a 1 μm seed layer was formed by electroless copper plating. Further, a Cu layer (electroplated layer) of 30 μm was formed on the substrate by electrolytic plating.

<參考例3> <Reference Example 3>

對於前述配線基板材料,施加利用過錳酸液的濕式除膠渣處理之後,施加10分鐘的離子蝕刻,進行氧化膜去除。然後,剝離保護膜之後,藉由濺鍍法形成0.33μm(Ti/Cu=0.03μm/0.3μm)的種子層。進而,於其基板,藉由電解電鍍形成30μm的Cu層(電鍍層)。 After the wet desmear treatment using the permanganic acid solution was applied to the wiring board material, ion etching was applied for 10 minutes to remove the oxide film. Then, after the protective film was peeled off, a seed layer of 0.33 μm (Ti/Cu = 0.03 μm / 0.3 μm) was formed by sputtering. Further, a Cu layer (electroplated layer) of 30 μm was formed on the substrate by electrolytic plating.

<比較例1> <Comparative Example 1>

對於前述配線基板材料,施加使用波長172nm之紫外線的光學除膠渣處理,剝離保護膜之後,藉由濺鍍法形成0.33μm(Ti/Cu=0.03μm/0.3μm)的種子層。進而,於其基板,藉由電解電鍍形成30μm的Cu層(電鍍層)。再者,於光學除膠渣處理中,實施紫外線照射處理與物理性振動處理(超音波振動處理)。 To the wiring board material, an optical desmear treatment using ultraviolet rays having a wavelength of 172 nm was applied, and after peeling off the protective film, a seed layer of 0.33 μm (Ti/Cu=0.03 μm/0.3 μm) was formed by sputtering. Further, a Cu layer (electroplated layer) of 30 μm was formed on the substrate by electrolytic plating. Further, in the optical desmear treatment, ultraviolet irradiation treatment and physical vibration treatment (ultrasonic vibration treatment) are performed.

<實施例1> <Example 1>

對於前述配線基板材料,施加使用波長172nm之紫外線的光學除膠渣處理之後,藉由使用混合過氧化氫與硫酸之溶液的濕式蝕刻(處理時間:5分鐘),進行氧化膜去除。然後,剝離保護膜之後,藉由濺鍍法形成0.33μm(Ti/Cu=0.03μm/0.3μm)的種子層。進而,於其基板,藉由電解電鍍形成30μm的Cu層(電鍍層)。再者,在以下所有實施例中,於光學除膠渣處理中,實施紫外線照射處理與物理性振動處理(超音波振動處理)。 After the optical desmear treatment using ultraviolet rays having a wavelength of 172 nm was applied to the wiring substrate material, the oxide film removal was performed by wet etching (treatment time: 5 minutes) using a solution of mixed hydrogen peroxide and sulfuric acid. Then, after the protective film was peeled off, a seed layer of 0.33 μm (Ti/Cu = 0.03 μm / 0.3 μm) was formed by sputtering. Further, a Cu layer (electroplated layer) of 30 μm was formed on the substrate by electrolytic plating. Further, in all of the following examples, in the optical desmear treatment, ultraviolet irradiation treatment and physical vibration treatment (ultrasonic vibration treatment) were carried out.

<實施例2> <Example 2>

對於前述配線基板材料,施加使用波長172nm之紫外線的光學除膠渣處理之後,施加0.25分鐘的離子蝕刻,進行氧化膜去除。然後,剝離保護膜之後,藉由濺鍍法形成0.33μm(Ti/Cu=0.03μm/0.3μm)的種子層。進而,於其基板,藉由電解電鍍形成30μm的Cu層(電鍍層)。 After the optical desmear treatment using ultraviolet rays having a wavelength of 172 nm was applied to the wiring substrate material, ion etching was applied for 0.25 minutes to perform oxide film removal. Then, after the protective film was peeled off, a seed layer of 0.33 μm (Ti/Cu = 0.03 μm / 0.3 μm) was formed by sputtering. Further, a Cu layer (electroplated layer) of 30 μm was formed on the substrate by electrolytic plating.

<實施例3> <Example 3>

對於前述配線基板材料,施加使用波長172nm之紫外線的光學除膠渣處理之後,施加0.5分鐘的離子蝕刻,進行氧化膜去除。然後,剝離保護膜之後,藉由濺鍍法形成0.33μm(Ti/Cu=0.03μm/0.3μm)的種子層。進而,於其基板,藉由電解電鍍形成30μm的Cu層(電鍍層)。 After the optical desmear treatment using ultraviolet rays having a wavelength of 172 nm was applied to the wiring substrate material, ion etching was applied for 0.5 minutes to remove the oxide film. Then, after the protective film was peeled off, a seed layer of 0.33 μm (Ti/Cu = 0.03 μm / 0.3 μm) was formed by sputtering. Further, a Cu layer (electroplated layer) of 30 μm was formed on the substrate by electrolytic plating.

<實施例4> <Example 4>

對於前述配線基板材料,施加使用波長172nm之紫外線的光學除膠渣處理之後,施加1分鐘的離子蝕刻,進行氧化膜去除。然後,剝離保護膜之後,藉由濺鍍法形成0.33μm(Ti/Cu=0.03μm/0.3μm)的種子層。進而,於其基板,藉由電解電鍍形成30μm的Cu層(電鍍層)。 After the optical desmear treatment using ultraviolet rays having a wavelength of 172 nm was applied to the wiring board material, ion etching was applied for 1 minute to remove the oxide film. Then, after the protective film was peeled off, a seed layer of 0.33 μm (Ti/Cu = 0.03 μm / 0.3 μm) was formed by sputtering. Further, a Cu layer (electroplated layer) of 30 μm was formed on the substrate by electrolytic plating.

<實施例5> <Example 5>

對於前述配線基板材料,施加使用波長172nm之紫外線的光學除膠渣處理之後,施加5分鐘的離子蝕刻,進行氧化膜去除。然後,剝離保護膜之後,藉由濺鍍法形成0.33μm(Ti/Cu=0.03μm/0.3μm)的種子層。進而,於其基板,藉由電解電鍍形成30μm的Cu層(電鍍層)。 After the optical desmear treatment using ultraviolet rays having a wavelength of 172 nm was applied to the wiring substrate material, ion etching was applied for 5 minutes to remove the oxide film. Then, after the protective film was peeled off, a seed layer of 0.33 μm (Ti/Cu = 0.03 μm / 0.3 μm) was formed by sputtering. Further, a Cu layer (electroplated layer) of 30 μm was formed on the substrate by electrolytic plating.

<實施例6> <Example 6>

對於前述配線基板材料,施加使用波長172nm之紫外線的光學除膠渣處理之後,施加10分鐘的離子蝕刻,進行氧化膜去除。然後,剝離保護膜之後,藉由濺鍍法形成0.33μm(Ti/Cu=0.03μm/0.3μm)的種子層。進而,於其基板,藉由電解電鍍形成30μm的Cu層(電鍍層)。 After the optical desmear treatment using ultraviolet rays having a wavelength of 172 nm was applied to the wiring board material, ion etching was applied for 10 minutes to remove the oxide film. Then, after the protective film was peeled off, a seed layer of 0.33 μm (Ti/Cu = 0.03 μm / 0.3 μm) was formed by sputtering. Further, a Cu layer (electroplated layer) of 30 μm was formed on the substrate by electrolytic plating.

<實施例7> <Example 7>

對於前述配線基板材料,施加使用波長172nm之紫外線的光學除膠渣處理之後,施加20分鐘的離子蝕刻, 進行氧化膜去除。然後,剝離保護膜之後,藉由濺鍍法形成0.33μm(Ti/Cu=0.03μm/0.3μm)的種子層。進而,於其基板,藉由電解電鍍形成30μm的Cu層(電鍍層)。 For the aforementioned wiring substrate material, after applying an optical desmear treatment using ultraviolet rays having a wavelength of 172 nm, ion etching is applied for 20 minutes, The oxide film is removed. Then, after the protective film was peeled off, a seed layer of 0.33 μm (Ti/Cu = 0.03 μm / 0.3 μm) was formed by sputtering. Further, a Cu layer (electroplated layer) of 30 μm was formed on the substrate by electrolytic plating.

針對前述的參考例1~3、比較例1、實施例1~6,將基板的Cu層,依據JIS H8630附屬書1所記載的方法,於1cm的寬度以截切刀切開切口,並利用拉伸試驗器進行往90度方向撕裂剝離試驗。然後,求出之後說明的通孔連接強度(%)與重複信賴性(%)。並於表1揭示其結果。 With respect to the above-mentioned Reference Examples 1 to 3, Comparative Example 1, and Examples 1 to 6, the Cu layer of the substrate was cut by a cutting blade at a width of 1 cm in accordance with the method described in JIS H8630, Attachment 1, and pulled. The tester was subjected to a tear peel test in a 90 degree direction. Then, the via connection strength (%) and the repeatability (%) described later are obtained. The results are disclosed in Table 1.

所謂前述通孔連接強度,係對於以相同條件製作之基板上的100個通孔進行剝離試驗,以顯微鏡觀察 該通孔的樣子,計算並表示良率者。 The above-mentioned through-hole connection strength is subjected to a peeling test for 100 through holes on a substrate fabricated under the same conditions, and observed by a microscope. The way the through hole looks, calculates and represents the yield.

圖7係揭示在剝離試驗中通孔所產生之各種狀態的圖。 Fig. 7 is a view showing various states produced by the through holes in the peeling test.

例如,如圖7(a)所示,於剝離試驗中,形成於試料100的絕緣層112之通孔112a的底與側壁的雙方中電鍍層114剝離時,則判定為不良品(通孔底不良+側壁不良)。該圖7(a)所示形式係在通孔底(導電層111與電鍍層114)與通孔的側壁(絕緣層112與電鍍層114)雙方的密接性低時發生。 For example, as shown in Fig. 7 (a), in the peeling test, when the plating layer 114 is peeled off from both the bottom and the side wall of the through hole 112a of the insulating layer 112 of the sample 100, it is judged to be defective (through hole bottom). Bad + bad sidewalls). The form shown in Fig. 7(a) occurs when the adhesion between the via hole bottom (the conductive layer 111 and the plating layer 114) and the sidewall of the via hole (the insulating layer 112 and the plating layer 114) is low.

相對於此,如圖7(b)所示,於剝離試驗中,電鍍層114與導電層111一起被剝離時,則判定為良品。 On the other hand, as shown in FIG. 7( b ), when the plating layer 114 was peeled off together with the conductive layer 111 in the peeling test, it was judged to be good.

又,如圖7(c)所示,於剝離試驗中,電鍍層114從絕緣層112的表面剝離,維持與通孔112a密接之狀態時,也判定為良品。該圖7(c)所示形式係在通孔內(通孔底及側壁)的密接性非常高時發生。 Further, as shown in FIG. 7(c), in the peeling test, the plating layer 114 was peeled off from the surface of the insulating layer 112, and when it was in a state of being in close contact with the through hole 112a, it was judged to be good. The form shown in Fig. 7(c) occurs when the adhesion in the through hole (the bottom of the through hole and the side wall) is very high.

又,如圖7(d)所示,於剝離試驗中,通孔112a越大幅崩壞則絕緣層112內越會發生凝聚破壞時,也判定為良品。 Further, as shown in FIG. 7(d), in the peeling test, when the through hole 112a is largely collapsed, the aggregation failure occurs in the insulating layer 112, and it is judged to be good.

所謂前述重複信賴性,係對於除膠渣後設定放置時間以相同條件製作之5張基板,對應每一基板重複對於100個通孔之前述通孔連接強度的試驗,計算且表示出獲得100%的通孔連接強度的比率者。 The above-mentioned repeat reliability is a test for setting the connection strength of the through holes for 100 through holes for each of the five substrates which are set under the same conditions after the setting of the dregs, and calculates and shows that 100% is obtained. The ratio of the strength of the through hole connection.

如表1所示,在參考例1中,通孔連接強度為100%雖獲得良品,但重複信賴性為40%,5張中3張 無法獲得100%的良品。此係因為未進行氧化膜的去除,故在一部分通孔中因氧化膜妨礙種子層與導電層的密接。 As shown in Table 1, in Reference Example 1, although the through-hole connection strength was 100%, although the good product was obtained, the repeat reliability was 40%, and three of the five sheets were obtained. Unable to get 100% good. Since the removal of the oxide film is not performed, the adhesion between the seed layer and the conductive layer is hindered by the oxide film in a part of the via holes.

在參考例2~3中,通孔連接強度為100%獲得良品,重複信賴性為80%。但是,在該等參考例2~3的試料中,濕式除膠渣處理的藥液有粗化環氧樹脂的表面的作用,在側壁中表面粗度變大。因此,即使通孔連接強度高,剝離強度卻低,基板的信賴性也低。 In Reference Examples 2 to 3, the through-hole connection strength was 100%, and the repeatability was 80%. However, in the samples of Reference Examples 2 to 3, the wet type desmear-treated chemical solution has a function of roughening the surface of the epoxy resin, and the surface roughness in the side wall becomes large. Therefore, even if the through-hole connection strength is high, the peel strength is low, and the reliability of the substrate is low.

又,在比較例1中,通孔連接強度為100%雖獲得良品,但重複信賴性為40%,5張中3張無法獲得100%的良品。此係因為未進行氧化膜的去除,故在一部分通孔中因氧化膜妨礙種子層與導電層的密接。 Further, in Comparative Example 1, although the through-hole connection strength was 100%, the good reliability was 40%, and the three sheets of the five sheets could not obtain 100% of the good products. Since the removal of the oxide film is not performed, the adhesion between the seed layer and the conductive layer is hindered by the oxide film in a part of the via holes.

相對於此,在實施例1中,通孔連接強度為100%獲得良品,重複信賴性也為100%。此係因為利用濕式蝕刻所致之氧化膜的去除,種子層與導電層密接。又,藉由光學除膠渣處理,也抑制了側壁的粗化。 On the other hand, in Example 1, the through-hole connection strength was 100%, and the repeatability was also 100%. This is because the oxide film is removed by wet etching, and the seed layer is in close contact with the conductive layer. Moreover, the roughening of the side walls is also suppressed by the optical desmear treatment.

在實施例2、3中,通孔連接強度為100%獲得良品,重複信賴性為90~95%。此係因為利用離子蝕刻所致之氧化膜的去除,種子層與導電層密接。又,藉由光學除膠渣處理,也抑制了側壁的粗化。 In Examples 2 and 3, the through-hole connection strength was 100%, and the repeatability was 90 to 95%. This is because the oxide layer is removed by ion etching, and the seed layer is in close contact with the conductive layer. Moreover, the roughening of the side walls is also suppressed by the optical desmear treatment.

進而,在實施例4~7中,通孔連接強度為100%獲得良品,重複信賴性也為100%。此係因為藉由涵蓋1分鐘以上的離子蝕刻,完全去除了氧化膜。又,藉由光學除膠渣處理,也抑制了側壁的粗化。 Further, in Examples 4 to 7, the through-hole connection strength was 100%, and the repeatability was also 100%. This is because the oxide film is completely removed by ion etching covering more than 1 minute. Moreover, the roughening of the side walls is also suppressed by the optical desmear treatment.

如以上所說明般,藉由使用波長220nm以下之紫外 線的光學除膠渣處理、氧化膜的去除處理、及濺鍍所致之種子層的形成處理的組合,可保證在通孔內的高密接性,可實現高信賴性的基板。進而,因為可將樹脂表面保持平滑,可穩定形成用以形成細微配線的光阻圖案,可高精度地製作細微配線基板。 As described above, by using ultraviolet light having a wavelength of 220 nm or less The combination of the optical desmear treatment of the wire, the removal treatment of the oxide film, and the formation of the seed layer by sputtering can ensure high adhesion in the through hole and realize a highly reliable substrate. Further, since the surface of the resin can be kept smooth, the photoresist pattern for forming the fine wiring can be stably formed, and the fine wiring substrate can be produced with high precision.

(配線基板製造裝置) (Wiring substrate manufacturing device)

以上說明之配線基板的製造,可藉由以下所示之配線基板製造裝置來實現。 The manufacture of the wiring board described above can be realized by the wiring board manufacturing apparatus shown below.

圖8係揭示配線基板製造裝置之構造的概略圖。在此,圖8(a)係揭示不使用上述之保護膜而製造配線基板的配線基板製造裝置210的構造,圖8(b)係揭示使用上述之保護膜來製造配線基板的配線基板製造裝置220的構造。 Fig. 8 is a schematic view showing the structure of a wiring board manufacturing apparatus. Here, FIG. 8( a ) discloses a structure of a wiring board manufacturing apparatus 210 for manufacturing a wiring board without using the above protective film, and FIG. 8( b ) discloses a wiring board manufacturing apparatus for manufacturing a wiring board using the above protective film. The construction of 220.

圖8(a)所示之配線基板製造裝置210係具備紫外線照射裝置211、超音波洗淨‧乾燥裝置212、蝕刻‧濺鍍裝置213。紫外線照射裝置211係對於工件(配線基板材料)進行光學除膠渣處理之紫外線照射處理。超音波洗淨‧乾燥裝置212係作為光學除膠渣處理之物理性振動處理,進行超音波振動處理(超音波洗淨處理)之後,進行乾燥工件的乾燥處理。蝕刻‧濺鍍裝置213係採用離子蝕刻法與濺鍍法,進行從光學除膠渣處理後的工件表面去除氧化膜並形成種子層的處理。 The wiring board manufacturing apparatus 210 shown in Fig. 8(a) includes an ultraviolet irradiation device 211, an ultrasonic cleaning/drying device 212, and an etching/sputtering device 213. The ultraviolet irradiation device 211 is an ultraviolet irradiation treatment for performing optical desmear treatment on a workpiece (wiring substrate material). The ultrasonic cleaning and drying device 212 is a physical vibration treatment for optical desmear treatment, and after performing ultrasonic vibration treatment (ultrasonic cleaning treatment), drying of the dried workpiece is performed. The etching/sputtering apparatus 213 performs a process of removing an oxide film from the surface of the workpiece after the optical desmear treatment and forming a seed layer by an ion etching method and a sputtering method.

圖8(b)所示之配線基板製造裝置220係具備紫外線照射裝置221、超音波洗淨‧乾燥裝置222、遮罩 剝離裝置223、蝕刻‧濺鍍裝置224。紫外線照射裝置221及超音波洗淨‧乾燥裝置222與紫外線照射裝置211及超音波洗淨‧乾燥裝置212相同。遮罩剝離裝置223係進行從光學除膠渣處理後的工件去除保護膜的處理。蝕刻‧濺鍍裝置224係採用離子蝕刻法與濺鍍法,進行從去除保護膜之後的工件表面進一步去除氧化膜並形成種子層的處理。 The wiring board manufacturing apparatus 220 shown in FIG. 8(b) includes an ultraviolet irradiation device 221, an ultrasonic cleaning device 222, and a mask. Stripping device 223, etching ‧ sputtering device 224. The ultraviolet irradiation device 221 and the ultrasonic cleaning and drying device 222 are the same as the ultraviolet irradiation device 211 and the ultrasonic cleaning and drying device 212. The mask peeling device 223 performs a process of removing the protective film from the workpiece after the optical desmear treatment. The etching/sputtering device 224 performs a process of further removing an oxide film from the surface of the workpiece after removing the protective film and forming a seed layer by ion etching and sputtering.

依據此種配線基板製造裝置210、220,可實現保證種子層與絕緣層的密接性,也保證種子層與導體層的連接強度之高信賴性的配線基板的製造。 According to the wiring board manufacturing apparatuses 210 and 220, it is possible to manufacture a wiring board which ensures the adhesion between the seed layer and the insulating layer and ensures high connection strength between the seed layer and the conductor layer.

再者,於圖8中,紫外線照射裝置211及221對應紫外線照射部,超音波洗淨‧乾燥裝置212及222對應振動賦予部,蝕刻‧濺鍍裝置213及224對應種子層形成部。 Further, in Fig. 8, the ultraviolet irradiation devices 211 and 221 correspond to the ultraviolet irradiation portion, the ultrasonic cleaning devices 212 and 222 correspond to the vibration applying portion, and the etching/sputtering devices 213 and 224 correspond to the seed layer forming portion.

(變形例) (Modification)

於前述實施形態中,已針對藉由濺鍍法形成種子層之狀況進行說明,但並不限定於此者。例如,藉由離子披覆法,形成種子層亦可。此時,也可獲得與藉由濺鍍法形成種子層時相同的效果。亦即,如濺鍍法及離子披覆法般,只要是利用讓材料粒子(金屬粒子)衝突附著而形成種子層的手法,即可獲得與前述實施形態相同的效果。 In the above embodiment, the state in which the seed layer is formed by the sputtering method has been described, but the present invention is not limited thereto. For example, a seed layer may be formed by an ion coating method. At this time, the same effect as when the seed layer is formed by sputtering can be obtained. In other words, as in the sputtering method and the ion coating method, the same effect as in the above embodiment can be obtained as long as the seed particles are formed by colliding with the material particles (metal particles).

又,於前述實施形態中,已針對藉由離子蝕刻法去除氧化膜之狀況進行說明,但並不限定於此者。例如,將基板材料浸漬於藥液來去除氧化膜亦可。作為藥液,例如混 合過氧化氫與硫酸的藥液為佳,作為氫氧化鈉水溶液亦可。如此利用藥液來去除氧化膜之狀況中,也可獲得與藉由離子蝕刻法去除氧化膜時相同的效果。 Further, in the above-described embodiment, the state in which the oxide film is removed by the ion etching method has been described, but the present invention is not limited thereto. For example, the substrate material may be immersed in a chemical solution to remove the oxide film. As a liquid medicine, for example, mixed A chemical solution containing hydrogen peroxide and sulfuric acid is preferred, and it may be used as an aqueous sodium hydroxide solution. In the case where the chemical solution is used to remove the oxide film, the same effect as when the oxide film is removed by the ion etching method can be obtained.

Claims (6)

一種配線基板的製造方法,其特徵為包含:第一工程,係對於含有由無機物質所成之充填物的樹脂所成之絕緣層被層積於導電層上的配線基板材料,形成貫通前述絕緣層的貫通孔;第二工程,係藉由對於形成前述貫通孔的前述配線基板材料,照射波長220nm以下的紫外線,進行該配線基板材料的除膠渣處理,並且於前述絕緣層及前述貫通孔的表面產生鍵結缺陷;第三工程,係去除形成於進行過前述除膠渣處理之前述貫通孔底部的導電材料的氧化膜,對於產生了前述鍵結缺陷的前述貫通孔內及前述絕緣層的表面,利用使材料粒子衝突並加以打入,形成種子層;及第四工程,係於前述種子層上,藉由電解電鍍形成由導電材料所成的電鍍層。 A method for producing a wiring board, comprising: a first step of forming a wiring substrate material in which an insulating layer made of a resin containing a filler made of an inorganic material is laminated on a conductive layer; In the second step, the wiring substrate material forming the through hole is irradiated with ultraviolet rays having a wavelength of 220 nm or less to perform desmear treatment of the wiring substrate material, and the insulating layer and the through hole are formed. The surface is bonded with a bonding defect; the third process is to remove an oxide film of a conductive material formed on the bottom of the through hole subjected to the desmear treatment, and the through hole and the insulating layer in which the bonding defect is generated The surface is formed by causing the particles of the material to collide and be driven to form a seed layer; and the fourth process is performed on the seed layer to form a plating layer made of a conductive material by electrolytic plating. 如申請專利範圍第1項所記載之配線基板的製造方法,其中,前述第三工程,係藉由離子蝕刻去除前述氧化膜。 The method for producing a wiring board according to the first aspect of the invention, wherein in the third aspect, the oxide film is removed by ion etching. 如申請專利範圍第1項或第2項所記載之配線基板的製造方法,其中,前述第三工程,係藉由離子蝕刻去除前述氧化膜,藉由濺鍍法形成前述種子層。 The method for producing a wiring board according to the first or second aspect of the invention, wherein in the third aspect, the oxide film is removed by ion etching, and the seed layer is formed by a sputtering method. 如申請專利範圍第1項所記載之配線基板的製造方法,其中, 前述第三工程,係藉由藥液去除前述氧化膜。 The method of manufacturing a wiring board according to the first aspect of the invention, wherein In the third process described above, the oxide film is removed by a chemical solution. 如申請專利範圍第4項所記載之配線基板的製造方法,其中,前述第三工程,係藉由混合過氧化氫與硫酸的藥液去除前述氧化膜。 The method for producing a wiring board according to the fourth aspect of the invention, wherein in the third aspect, the oxide film is removed by mixing a chemical solution of hydrogen peroxide and sulfuric acid. 一種配線基板製造裝置,其特徵為具備:紫外線照射部,係藉由對於在導電層上層積含有由無機物質所成之充填物的樹脂所成之絕緣層,並形成貫通前述絕緣層的貫通孔的配線基板材料,照射波長220nm以下的紫外線,進行該配線基板材料的除膠渣處理,並且於前述絕緣層及前述貫通孔的表面產生鍵結缺陷;及種子層形成部,係去除形成於進行過前述除膠渣處理之前述貫通孔底部的導電材料的氧化膜,對於產生了前述鍵結缺陷的前述貫通孔內及前述絕緣層的表面,利用使材料粒子衝突並加以打入,形成種子層。 An apparatus for manufacturing a wiring board, comprising: an ultraviolet ray irradiation unit, wherein an insulating layer formed by laminating a resin containing a filler made of an inorganic material on a conductive layer, and a through hole penetrating the insulating layer The wiring substrate material is irradiated with ultraviolet rays having a wavelength of 220 nm or less, and the desmear treatment of the wiring substrate material is performed, and bonding defects are formed on the surfaces of the insulating layer and the through holes; and the seed layer forming portion is removed and formed. An oxide film of a conductive material passing through the bottom portion of the through-hole for the desmear treatment, in which the material particles collide with each other in the through-hole and the surface of the insulating layer in which the bonding defect is generated, thereby forming a seed layer .
TW105124468A 2015-09-25 2016-08-02 Method for manufacturing wiring board and wiring board manufacturing apparatus TWI651025B (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2015-188929 2015-09-25
JP2015188929A JP6401136B2 (en) 2015-09-25 2015-09-25 Wiring board manufacturing method, wiring board, and wiring board manufacturing apparatus

Publications (2)

Publication Number Publication Date
TW201713180A TW201713180A (en) 2017-04-01
TWI651025B true TWI651025B (en) 2019-02-11

Family

ID=58385877

Family Applications (1)

Application Number Title Priority Date Filing Date
TW105124468A TWI651025B (en) 2015-09-25 2016-08-02 Method for manufacturing wiring board and wiring board manufacturing apparatus

Country Status (3)

Country Link
JP (1) JP6401136B2 (en)
TW (1) TWI651025B (en)
WO (1) WO2017051495A1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2019146634A1 (en) * 2018-01-25 2019-08-01 Agc株式会社 Transparent display device, and laminated glass provided with transparent display device

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001015931A (en) * 1999-07-01 2001-01-19 Ibiden Co Ltd Multilayer printed wiring board and manufacture thereof
JP2011171528A (en) * 2010-02-19 2011-09-01 Fujitsu Ltd Manufacturing method of multilayer wiring board
JP2015126227A (en) * 2013-12-26 2015-07-06 ウシオ電機株式会社 Desmearing device

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4049554B2 (en) * 2001-06-26 2008-02-20 イビデン株式会社 Multilayer printed wiring board and method for producing multilayer printed wiring board
JP3766349B2 (en) * 2001-06-27 2006-04-12 日本特殊陶業株式会社 Wiring board manufacturing method
JP2013099897A (en) * 2011-11-09 2013-05-23 Sumitomo Electric Ind Ltd Laminate, and laser welding method

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001015931A (en) * 1999-07-01 2001-01-19 Ibiden Co Ltd Multilayer printed wiring board and manufacture thereof
JP2011171528A (en) * 2010-02-19 2011-09-01 Fujitsu Ltd Manufacturing method of multilayer wiring board
JP2015126227A (en) * 2013-12-26 2015-07-06 ウシオ電機株式会社 Desmearing device

Also Published As

Publication number Publication date
WO2017051495A1 (en) 2017-03-30
JP2017063159A (en) 2017-03-30
JP6401136B2 (en) 2018-10-03
TW201713180A (en) 2017-04-01

Similar Documents

Publication Publication Date Title
JP4126038B2 (en) BGA package substrate and manufacturing method thereof
CN107683635B (en) Method for manufacturing wiring substrate, and apparatus for manufacturing wiring substrate
WO2015025777A1 (en) Desmearing method and desmearing apparatus
TWI651025B (en) Method for manufacturing wiring board and wiring board manufacturing apparatus
JP6672895B2 (en) Manufacturing method of wiring board
JP5874720B2 (en) Wiring board material desmear processing method, wiring board material manufacturing method, and composite insulating layer forming material
TWI656818B (en) Method for manufacturing wiring board and wiring board manufacturing apparatus
JP2005050999A (en) Wiring board and method of forming wiring
JP5660118B2 (en) Desmear treatment method
JP2017092498A (en) Method for manufacturing wiring board, wiring board, and wiring board manufacturing apparatus
JP5660117B2 (en) Desmear treatment method
JP6531556B2 (en) Wiring board manufacturing method and wiring board
KR100619349B1 (en) Method for forming circuit pattern of printed circuit board
JP2017157634A (en) Method of manufacturing wiring substrate and wiring substrate
JP3405473B2 (en) Laser processing of heat-resistant resin
JP2005294873A (en) Method of manufacturing printed wiring board