TWI613869B - Socket device for testing a semiconductor device - Google Patents
Socket device for testing a semiconductor device Download PDFInfo
- Publication number
- TWI613869B TWI613869B TW103129882A TW103129882A TWI613869B TW I613869 B TWI613869 B TW I613869B TW 103129882 A TW103129882 A TW 103129882A TW 103129882 A TW103129882 A TW 103129882A TW I613869 B TWI613869 B TW I613869B
- Authority
- TW
- Taiwan
- Prior art keywords
- latch
- shaft
- socket
- cover
- handle
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2851—Testing of integrated circuits [IC]
- G01R31/2855—Environmental, reliability or burn-in testing
- G01R31/286—External aspects, e.g. related to chambers, contacting devices or handlers
- G01R31/2863—Contacting devices, e.g. sockets, burn-in boards or mounting fixtures
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R1/00—Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
- G01R1/02—General constructional details
- G01R1/04—Housings; Supporting members; Arrangements of terminals
- G01R1/0408—Test fixtures or contact fields; Connectors or connecting adaptors; Test clips; Test sockets
- G01R1/0433—Sockets for IC's or transistors
- G01R1/0441—Details
- G01R1/0466—Details concerning contact pieces or mechanical details, e.g. hinges or cams; Shielding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/30—Structural arrangements specially adapted for testing or measuring during manufacture or treatment, or specially adapted for reliability measurements
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Environmental & Geological Engineering (AREA)
- General Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Testing Of Individual Semiconductor Devices (AREA)
- Connecting Device With Holders (AREA)
Abstract
提供因柄桿具有柄桿突出部,閂扣具有長孔部而具有正確的柄桿比,使覆蓋力(Cover Force)劃期性地減少的半導體裝置檢査用插座裝置。 Provided is a socket device for inspection of a semiconductor device in which the handle has a handle protrusion and the latch has a long hole portion to have a correct handle ratio, thereby reducing the coverage force (Cover Force) periodically.
本發明係關於半導體裝置檢査用插座裝置者,尤其係關於藉由形成正確的柄桿比,使覆蓋力(Cover Force)劃期性地減少,藉由在閂扣板形成止動件,防止軸脫離,且加大閂扣板的開放量的半導體裝置檢査用插座裝置者。 The present invention relates to a socket device for inspection of a semiconductor device, and particularly relates to a reduction in coverage force (Cover Force) by forming a correct shank ratio, and a stopper on a latch plate to prevent a shaft A semiconductor device inspection socket device that disengages and increases the opening amount of the latch plate.
本發明係一種半導體封裝體檢査用插座,其係具有:位於插座的下端部,呈四角狀,具有4支腳,固定可回旋地固定閂扣的軸的基底;位於前述基底的上方,藉由4個護蓋彈簧被彈性加壓,固定用以固定柄桿的軸的護蓋;在前述護蓋的內部係設有:以軸被固定在前述基底與前述護蓋進行回旋的閂扣組件;在前述閂扣的兩前端部係形成有榫軸,在前述榫軸插入閂扣板的孔洞而以可回旋的方式予 以固定的閂扣板;及具有被投入半導體封裝體的半導體封裝體裝載部的半導體封裝體檢査用插座,前述柄桿係形成有突起部、及凹陷部,前述突起部係以與前述護蓋的軸相接觸而沿著前述突起部的外圍移動的方式構成。 The invention is a socket for inspecting a semiconductor package, which has: a base at the lower end of the socket in a quadrangular shape with four legs, which fixes a shaft that can rotatably fix a latch; and is located above the base by The four cover springs are elastically pressurized to fix the cover for fixing the shaft of the handle; inside the cover, there is a latch assembly that is fixed on the base and the cover with the shaft to rotate; Tenon shafts are formed at the two front end portions of the latch, and the holes of the latch plate are inserted into the tenon shaft in a rotatable manner. A fixed latch plate; and a semiconductor package inspection socket having a semiconductor package mounting portion put into the semiconductor package, the handle is formed with a protrusion and a recess, the protrusion is connected with the cover The shafts are in contact with each other and move along the periphery of the protrusion.
Description
本發明係關於半導體裝置檢査用插座裝置,尤其係關於藉由形成正確的柄桿比,使覆蓋力(Cover Force)劃期性地減少,藉由在閂扣板形成止動件,防止軸脫離,且加大閂扣板的開放量的半導體裝置檢査用插座裝置。 The present invention relates to a socket device for inspection of a semiconductor device, in particular, to form a correct shank-to-rod ratio to reduce the coverage force (Cover Force) periodically, and to form a stopper on the latch plate to prevent the shaft from coming off , And a semiconductor device inspection socket device that increases the opening amount of the latch plate.
一般而言,半導體裝置係電子電路被高密度集積在電路基板上予以製作者,如上所示之半導體裝置係由LGA(Land Grid Array,地柵陣列)、BGA(Ball Grid Array,球柵陣列)、CSP(Chip Sized Package,晶片級封裝)類型等所構成,在製造半導體裝置之後,在組裝成製品之前,會經由檢查半導體封裝體是否正確動作的檢査過程。 Generally speaking, semiconductor devices are electronic circuits that are fabricated on a circuit board with high density. The semiconductor devices shown above are made of LGA (Land Grid Array) and BGA (Ball Grid Array). , CSP (Chip Sized Package, wafer level package) type, etc., after manufacturing the semiconductor device, and before assembling into a product, will pass the inspection process to check whether the semiconductor package is operating correctly.
如上所示之檢査作業係將半導體封裝體投入在檢査用插座裝置來實施,在插座裝置係設有與半導體封裝體相接觸的多數接觸銷,半導體封裝體端子與接觸式探針相接觸而進行通電,使用檢査裝置來檢査半導體封裝體。 The inspection work shown above is carried out by putting the semiconductor package into the inspection socket device. The socket device is provided with a plurality of contact pins that are in contact with the semiconductor package, and the semiconductor package terminals are contacted with the contact probes. Turn on the power and use the inspection device to inspect the semiconductor package.
因小型、薄壁化的IT機器的飛躍性的技術發展,半 導體封裝體的小型化及薄膜化被加速,伴隨此,間距(pitch)亦日益微細化,0.3mm間距元件已商用化。但是,為了安定地檢查如上所示之微細間距元件,必須進行在半導體封裝體及插座的嚴格的公差管理,但是在半導體製造工程的特性上,因封裝體公差與形狀管理的限度,與既有的0.5mm以上的微細間距半導體封裝體相比,不僅在比例上難以減少,因微細的環境變化,電性上的要求特性亦更加顯示敏感的反應。檢査所使用的插座的作用在構成半導體封裝體的外部端子(封裝體球腳(ball))與系統之間的電性連結通路,為了一次檢查複數半導體封裝體,以一定間隔,將一定數量的插座以矩陣狀配列裝設在主板,將此投入至檢査系統,來選別半導體封裝體的不良的裝置。 Due to the rapid technological development of small, thin-walled IT equipment, half The miniaturization and thinning of the conductor package have been accelerated, and along with this, pitch has become increasingly finer, and 0.3mm pitch devices have been commercialized. However, in order to inspect the fine-pitch components shown above in a stable manner, strict tolerance management of the semiconductor package and socket must be performed. However, due to the characteristics of the semiconductor manufacturing process, due to the limits of package tolerances and shape management, the Compared with the fine pitch semiconductor package of 0.5mm or more, not only is it difficult to reduce the ratio, but due to the minute environmental changes, the electrical characteristics required also show a more sensitive response. The function of the socket used for inspection is the electrical connection path between the external terminals (balls of the package) constituting the semiconductor package and the system. In order to inspect a plurality of semiconductor packages at a time, a certain amount of The sockets are arranged in a matrix on the main board, and this is put into the inspection system to select the defective device of the semiconductor package.
若推壓插座的護蓋,閂扣組件即打開,此時,半導體封裝體被垂直投入至插座內部,之後,護蓋一邊上升,閂扣組件一邊對半導體封裝體的上面部加壓,使得在封裝體球腳與插座銷之間發生接觸負載而作電性連結。 If the cover of the socket is pushed, the latch assembly is opened. At this time, the semiconductor package is vertically inserted into the socket. After that, the cover rises and the latch assembly presses the upper surface of the semiconductor package, so that A contact load occurs between the ball of the package and the socket pin to make an electrical connection.
半導體封裝體加壓源係藉由利用護蓋彈簧所致之彈力來發生,適用銷數愈多,護蓋彈簧的負載亦與其成正比而愈為上升。例如,銷的接觸負載平均每一個為10gf時,若為200銷,必須以2kgf推壓封裝體上面,若為500銷,則必須以5kgf推壓。由此,當將閂扣組件開放,俾以將半導體封裝體投入在插座時,必須以裝備推壓護蓋,因此會有銷愈多,以裝備推壓的負載亦愈高的必要性。 The pressure source of the semiconductor package is generated by using the elastic force caused by the cover spring. The more applicable pins, the more the load of the cover spring increases in proportion to it. For example, when the contact load of each pin is 10gf on average, if it is 200 pins, it must be pushed by 2kgf on the package, if it is 500 pins, it must be pushed by 5kgf. Therefore, when the latch assembly is opened to put the semiconductor package in the socket, it is necessary to push the cover with equipment. Therefore, there is a need for more pins and a higher load for pushing with the equipment.
目前,在半導體製造公司的裝備特性上,有推壓護蓋的衝壓上限值,對多銷的插座的需要持續性增加乃為實際情況。 At present, in terms of equipment characteristics of semiconductor manufacturing companies, there is an upper limit for pressing the cover, and the continuous increase in the demand for multi-socket sockets is the actual situation.
若為裝備衝壓,基本上,一次各4個、各8個地推壓插座護蓋,但是,一般而言,衝壓上限值為30kgf左右。 In the case of equipment stamping, basically, the socket cover is pushed four at a time and eight at a time. However, in general, the upper limit of stamping is about 30 kgf.
如上所示之檢査插座之習知例已在韓國專利第10-1245837號(專利文獻1)被提出。在前述專利中係包含:固定本體部、護蓋部、轉接器、閂扣、接觸銷、作動本體部,連同藉由閂扣所被加壓的半導體封裝體的朝下移動一起藉由作動本體部的上方移動,接觸銷朝橫向被加壓,進行接觸銷與半導體封裝體的焊球之間的接觸。 A conventional example of checking sockets as shown above has been proposed in Korean Patent No. 10-1245837 (Patent Document 1). The aforementioned patent includes: a fixed body part, a cover part, an adapter, a latch, a contact pin, an actuation body part, and actuation together with the downward movement of the semiconductor package pressurized by the latch The upper part of the main body moves, the contact pin is pressed in the lateral direction, and contact between the contact pin and the solder ball of the semiconductor package is made.
以其他例而言,韓國專利第10-1259264號(專利文獻2)已被提出,包含:基底、滑件、轉接器、護蓋、止動件、及柄桿,各柄桿的下端部可旋轉地被裝設在基底,包含使由外部透過護蓋被輸入的外力增大而傳達至滑件的加壓柄桿單元而成。但是,藉由上述二例之習知技術所得之檢査用插座係在銷數增大的目前的新要求中,覆蓋力高,並未配合目前的半導體製造公司的裝備特性,會有無法因應對多銷的插座的需要持續性增加的實際情況的問題點。 As another example, Korean Patent No. 10-1259264 (Patent Document 2) has been proposed, including: a base, a slider, an adapter, a cover, a stopper, and a handle, the lower end of each handle It is rotatably mounted on the base and includes a pressure lever unit that increases the external force input from the outside through the cover and transmits it to the slider. However, the inspection sockets obtained by the conventional technology of the above two examples are covered by the current new requirements for increasing the number of pins, and the coverage is high, which does not match the equipment characteristics of the current semiconductor manufacturing company, and there is no way to respond The problem of the actual situation where the multi-socket socket needs to continuously increase.
基於如上所示之理由,針對覆蓋力感到興趣,在插座製造公司的立場上,降低覆蓋力可提高製品的競爭力。 For the reasons shown above, I am interested in the coverage. From the standpoint of the socket manufacturing company, reducing the coverage can improve the competitiveness of products.
基於半導體封裝體的行動裝置用量產,對窄間距、多銷收容的需要持續性增加中,若為窄間距的半導體封裝 體,以既有的BGA插座,至目前為不可能實現的狀態,基於如上所示之理由,為以LGA插座對應的狀態,但是在LGA插座的特性上,有覆蓋力形成為較高的問題點,在使用者側,為了提高裝備效用性,希望持續性降低覆蓋力的狀態。如之前說明的內容所示,若為使用者側的裝備衝壓,可一次推壓的負載為30kgf左右,插座的覆蓋力愈高,可僅以一次推壓的量愈會減少,此係與在半導體封裝體檢査的生產時間增加直接連結的問題,因此成為生產單價漲價的要因。 Mass production of mobile devices based on semiconductor packages, the need for narrow-pitch, multi-pin accommodation continues to increase. For narrow-pitch semiconductor packages The existing BGA socket is currently impossible to achieve. For the reasons shown above, it is a state corresponding to the LGA socket. However, due to the characteristics of the LGA socket, there is a problem of high coverage. On the user side, in order to improve the effectiveness of equipment, it is desirable to continuously reduce the coverage. As shown in the previous description, if the equipment is pressed on the user side, the load that can be pushed at one time is about 30kgf. The higher the coverage of the socket, the more the amount of pushing can be reduced by one push. This is related to The increase in production time for inspection of semiconductor packages increases the problem of direct connection, so it becomes the main reason for the unit price increase of production.
因如上所示之問題,覆蓋力問題抬頭,在至目前為止的柄桿觀念中,為在降低覆蓋力有其限度的狀態,但是有必須藉由新觀念的柄桿的正確柄桿比形成來劃期性地降低覆蓋力的必要性。 Due to the problem shown above, the coverage force problem is rising. In the shank concept so far, in order to reduce the coverage force has its limit state, but it must be formed by the correct shank ratio of the new concept of the shank The necessity to reduce the coverage power periodically.
[專利文獻1]韓國專利第10-1245837號公報 [Patent Document 1] Korean Patent Publication No. 10-1245837
[專利文獻2]韓國專利第10-1259264號公報 [Patent Document 2] Korean Patent No. 10-1259264
本發明之目的係為解決如上所述之問題點而研創者,提供柄桿係具有柄桿突出部,閂扣係藉由具有長孔部,藉此具有正確的柄桿比,使覆蓋力(Cover Force)劃期性地減少的半導體裝置檢査用插座裝置。 The purpose of the present invention is to solve the above-mentioned problems, and the inventors provide a handle with a handle protrusion, and a latch with a long hole, thereby having a correct handle ratio, so that the covering force ( Cover Force) Socket device for inspection of semiconductor devices that has been periodically reduced.
本發明之其他目的在提供藉由在閂扣板形成止動件,來防止軸脫離的半導體裝置檢査用插座裝置。 Another object of the present invention is to provide a semiconductor device inspection socket device that prevents a shaft from coming off by forming a stopper on a latch plate.
本發明之另外其他目的在提供加大閂扣板的開放量而輕易進行半導體封裝體的垂直投入,藉此改善裝載失誤的半導體裝置檢査用插座裝置。 Still another object of the present invention is to provide an increased opening amount of the latch plate to easily perform vertical insertion of the semiconductor package, thereby improving a socket device for inspection of a semiconductor device that is incorrectly mounted.
為達成本發明之前述目的,本發明係藉由以下所達成:一種半導體封裝體檢査用插座,其係具有:位於插座的下端部,呈四角狀,具有4支腳,固定以可回旋的方式固定閂扣的軸的基底;位於前述基底的上方,藉由4個護蓋彈簧被彈性加壓,固定用以固定柄桿的軸的護蓋;在前述護蓋的內部係設有:以軸被固定在前述基底與前述護蓋進行回旋的閂扣;藉由軸而可連同前述閂扣一起回旋的方式被固定在前述閂扣,藉由軸而被固定在前述基底的柄桿;在前述閂扣的兩前端部係形成有榫軸,在前述榫軸插入閂扣板的孔洞而以可回旋的方式予以固定的閂扣板;及具有被投入半導體封裝體的半導體封裝體裝載部的半導體封裝體檢査用插座,前述柄桿係形成有突起部、及凹陷部,在前述閂扣的一端部形成有長孔部,前述突起部係與軸相接觸而沿著前述突起部的外圍移動而軸在前述長孔部內移動的方式構成。其特徵為:在前述閂扣板的兩端係形成有止動件,以防止前述軸脫離的方式構成。 In order to achieve the aforementioned object of the invention, the present invention is achieved by the following: a socket for inspection of a semiconductor package, which has: a quadrangular shape at the lower end of the socket, with four legs, fixed in a rotatable manner The base for fixing the shaft of the latch; is located above the base and is elastically pressurized by four cover springs to fix the cover for fixing the shaft of the handle; inside the cover is provided with: a shaft A latch fixed to the base and the cover for revolving; a shaft that can be rotated together with the latch to be fixed to the latch, and a shaft to be fixed to the handle of the base; at the foregoing Tenon shafts are formed at both front end portions of the latch, a latch board is inserted into the hole of the latch board and fixed rotatably in the tenon shaft; In a socket for package inspection, the handle is formed with a protrusion and a recess, and one end of the latch is formed with a long hole. The protrusion contacts the shaft and moves along the periphery of the protrusion The shaft is configured to move in the aforementioned long hole. It is characterized in that stoppers are formed at both ends of the latch plate to prevent the shaft from coming off.
其特徵為構成為:為了將前述閂扣板間的間隔維持地 較窄,當前述閂扣與前述柄桿呈直立時,在前述護蓋形成有可將該等收容的收容部,前述護蓋打開時,閂扣與柄桿可直立,藉此將閂扣的開放量最大化而防止半導體封裝體裝載時的裝載失誤。 It is characterized in that it is configured to maintain the space between the latch plates Narrow, when the latch is upright with the handle, the protective cover is formed with a storage portion that can be accommodated, when the cover is opened, the latch and the handle can be upright, thereby the latch The opening amount is maximized to prevent loading errors when loading the semiconductor package.
本發明係柄桿具有柄桿突出部,閂扣具有長孔部,藉此具有正確的柄桿比,與習知相比,使覆蓋力(Cover Force)劃期性地減少,在目前的半導體製造公司的裝備中,可一邊照原樣使用,一邊一次檢查大量的半導體裝置的效果。 The tie rod of the present invention has a handle protruding portion, and the latch has a long hole portion, thereby having a correct handle-to-rod ratio. Compared with the prior art, the cover force (Cover Force) is periodically reduced. The equipment of the manufacturing company can be used as it is while checking the effects of a large number of semiconductor devices at a time.
此外,以半導體製造公司的目前裝備照原樣使用,藉此具有不會造成生產單價上升,可提升生產性及降低成本的效果。 In addition, the current equipment of the semiconductor manufacturing company is used as it is, thereby having the effect of not increasing the unit price of production, improving productivity and reducing costs.
藉由在本發明之檢査用插座的閂扣板形成止動件,以簡單的方法防止軸脫離,有可節省生產單價的效果、及減少因軸脫離所致之不良而檢査用插座的可靠性提升的效果。 By forming a stopper on the latch plate of the inspection socket of the present invention, the shaft is prevented from coming off in a simple way, which has the effect of saving the unit price of production, and reduces the reliability of the inspection socket due to defects caused by shaft separation The effect of promotion.
具有加大本發明之檢査用插座的閂扣板的開放量,當半導體封裝體被垂直投入時,可改善裝載失誤而使檢査效率提升的效果。 It has the effect of increasing the opening amount of the latch plate of the inspection socket of the present invention, and when the semiconductor package is put vertically, it can improve the effect of loading errors and improve the inspection efficiency.
10‧‧‧插座 10‧‧‧Socket
20‧‧‧基底 20‧‧‧ base
30‧‧‧護蓋 30‧‧‧Cover
31‧‧‧收容部 31‧‧‧ Containment Department
40‧‧‧閂扣組件 40‧‧‧Latch assembly
41‧‧‧閂扣 41‧‧‧Latch
42‧‧‧溝槽 42‧‧‧Groove
43‧‧‧孔洞 43‧‧‧hole
44、44a、44b、44c‧‧‧軸 44, 44a, 44b, 44c ‧‧‧ axis
45‧‧‧柄桿 45‧‧‧handle
46‧‧‧榫軸 46‧‧‧ tenon shaft
47‧‧‧閂扣板 47‧‧‧Latch plate
48‧‧‧止動件 48‧‧‧stop
50‧‧‧半導體封裝體 50‧‧‧Semiconductor package
51‧‧‧半導體封裝體裝載部 51‧‧‧Semiconductor package loading section
301‧‧‧突出部 301‧‧‧Projection
411‧‧‧長孔部 411‧‧‧Long hole
450‧‧‧突起部 450‧‧‧Protrusion
451‧‧‧凹陷部 451‧‧‧Depression
圖1係顯示一般半導體裝置檢査用插座的圖。 FIG. 1 is a diagram showing a general semiconductor device inspection socket.
圖2係將圖1之插座的閂扣、閂扣板、柄桿及軸分解圖示的圖。 FIG. 2 is an exploded view of the latch, latch plate, handle and shaft of the socket of FIG. 1.
圖3係說明圖2之柄桿與閂扣的作動關係的圖。 FIG. 3 is a diagram illustrating the actuation relationship between the handle and the latch of FIG. 2.
圖4係說明圖2之柄桿與閂扣的作動關係的圖。 4 is a diagram illustrating the actuation relationship between the handle and the latch of FIG. 2.
圖5係說明圖2之柄桿與閂扣的作動關係的圖。 FIG. 5 is a diagram illustrating the actuation relationship between the handle of FIG. 2 and the latch.
圖6係說明圖2之柄桿與閂扣的作動關係的圖。 6 is a diagram illustrating the actuation relationship between the handle and the latch of FIG. 2.
圖7係將本發明之柄桿、閂扣、閂扣板、軸分解圖示的圖。 7 is an exploded view of the handle, latch, latch plate, and shaft of the present invention.
圖8係說明本發明之柄桿與閂扣的作動關係的圖。 FIG. 8 is a diagram illustrating the actuation relationship between the handle and the latch of the present invention.
圖9係說明本發明之柄桿與閂扣的作動關係的圖。 9 is a diagram illustrating the actuation relationship between the handle and the latch of the present invention.
圖10係顯示具有本發明之柄桿的閂扣組件的作動狀態的圖。 FIG. 10 is a diagram showing the operating state of the latch assembly having the handle of the present invention.
圖11係顯示本發明之閂扣板加壓半導體封裝體時的軸在閂扣的長孔部的移動關係的圖。 11 is a diagram showing the movement relationship of the shaft in the long hole of the latch when the latch plate of the present invention presses the semiconductor package.
圖12係顯示本發明之閂扣板加壓半導體封裝體時的軸在閂扣的長孔部的移動關係的圖。 12 is a diagram showing the movement relationship of the shaft in the long hole of the latch when the latch plate of the present invention presses the semiconductor package.
圖13係以圖式顯示圖8及圖9之柄桿與閂扣的柄桿比的圖。 FIG. 13 is a diagram showing the ratio of the handle of FIGS. 8 and 9 to the handle of the latch.
圖14係顯示在本發明之閂扣板形成有止動件的樣子的圖。 Fig. 14 is a view showing a state where a stopper is formed on the latch plate of the present invention.
圖15係顯示習知之閂扣與護蓋的上端部的突起部相接而閂扣僅被開放至突起部的狀態的圖。 FIG. 15 is a view showing a state where the conventional latch is in contact with the protrusion at the upper end of the cover, and the latch is only opened to the protrusion.
圖16係顯示在本發明之護蓋的上端部不具突起部,閂扣由護蓋的內側朝外稍微傾斜開放的狀態的圖。 16 is a view showing a state where the upper end portion of the cover of the present invention does not have a protrusion, and the latch is slightly inclined and opened from the inside of the cover toward the outside.
以下參照所附圖示,詳加說明本發明。 The present invention will be described in detail below with reference to the accompanying drawings.
本發明係可施加多樣變更,可具有各式各樣的實施形態,以圖示例示特定的實施例而在詳細說明中詳細說明。但是,此並非為針對特定的實施形態而欲限定本發明者,應可理解為包括本發明之思想及技術範圍所包含之所有變更、均等物或替代物者。一邊說明各圖示,一邊在相同的構成要素使用相同的元件符號來進行說明。 The present invention can be modified in various ways, and can have various embodiments. Specific embodiments are illustrated in the drawings and described in detail in the detailed description. However, this is not intended to limit the present invention to a specific embodiment, but should be understood to include all changes, equivalents, or substitutes included in the idea and technical scope of the present invention. While describing the respective drawings, the same component elements will be described using the same symbol.
圖1係圖示一般的半導體裝置檢査用插座10的圖,具備有:位於插座10的下端部,呈四角狀,具有4支腳,被插入固定柄桿的下端部的軸的基底20;及位於前述基底20的上方,藉由4個護蓋彈簧被彈性加壓的護蓋30,在前述護蓋30的內部係設有:分別以軸被固定在前述基底20與前述護蓋30進行回旋的閂扣組件40;及供投入半導體封裝體50的半導體封裝體裝載部60。若推壓前述護蓋30,護蓋彈簧一邊被推壓,前述護蓋30一邊朝下方下降,若接觸前述基底20,閂扣組件40即打開。如上所示,在閂扣組件40呈打開的狀態下,半導體封裝體50垂直落下(投入)至半導體封裝體裝載部60,若放開前述護蓋30,閂扣組件40的閂扣板47推壓半導體封裝體50,半導體封裝體50的球腳與前述插座10的銷即相接觸而在作電性連接之後,進行各種檢査。 FIG. 1 is a diagram illustrating a general semiconductor device inspection socket 10 including: a base 20 at the lower end of the socket 10 having a quadrangular shape and having four legs inserted into a shaft that fixes the lower end of the handle; and A cover 30 that is elastically pressurized by four cover springs and located above the base 20 is provided inside the cover 30: respectively fixed to the base 20 and the cover 30 with shafts for rotation The latch assembly 40; and the semiconductor package mounting portion 60 for input into the semiconductor package 50. When the protective cover 30 is pushed, the protective cover spring is pushed down while the protective cover spring is pushed downward, and the latch assembly 40 is opened when it contacts the base 20. As shown above, with the latch assembly 40 in the open state, the semiconductor package 50 is vertically dropped (dropped) into the semiconductor package mounting portion 60. If the protective cover 30 is released, the latch plate 47 of the latch assembly 40 is pushed After pressing the semiconductor package 50, the ball legs of the semiconductor package 50 are in contact with the pins of the socket 10, and after making electrical connection, various inspections are performed.
圖2係將圖1的閂扣組件40分解圖示的斜視圖,閂扣組件40係形成有:閂扣41、及在前述閂扣41,柄桿 45可回旋的二個溝槽42。在前述溝槽42,係以柄桿45可回旋的方式,軸44a被插入在形成在前述閂扣41之本體的孔洞43,以前述軸44a為中心進行回旋。 FIG. 2 is an exploded perspective view of the latch assembly 40 of FIG. 1, the latch assembly 40 is formed with: a latch 41, and the aforementioned latch 41, a handle 45 two channels 42 that can be rotated. In the groove 42, the shaft 44 a is pivoted so that the shaft 44 a can be inserted into the hole 43 formed in the body of the latch 41 to rotate around the shaft 44 a.
在前述閂扣41的兩前端部係形成有榫軸46,前述榫軸46係被插入在閂扣板47的孔洞,以前述閂扣板47可回旋的方式予以固定。前述閂扣板47係加壓半導體封裝體50的上面。圖3至圖6係顯示一般習知之閂扣41與柄桿45的作動關係圖,柄桿45係被固定在基底20,以閂扣41與柄桿45的裝配關係,閂扣41與柄桿45藉由軸44a進行回旋,因此在初期開發時,係被判斷為以軸44a為基準軸而形成L1:L2的柄桿比者。但是,在實際的插座製作後,檢査結果,係被判斷為如圖5所示發生軸44a的移動而未實現L1:L2的柄桿比者。為了實現理想的柄桿比,軸44a的旋轉軸在一定時點被固定才可實現。目前,若為其他插座公司,大部分採用該方式來設定覆蓋力為較高的狀態。實測結果,若封裝體加壓力必須要有5kgf,覆蓋力亦必須為約5kgf左右。亦即,為柄桿比完全未被實現的構造。 Tenon shafts 46 are formed at both front end portions of the latch 41, the tenon shaft 46 is inserted into the hole of the latch plate 47, and is fixed in such a manner that the latch plate 47 can rotate. The aforementioned latch plate 47 presses the upper surface of the semiconductor package 50. FIGS. 3 to 6 are diagrams showing the actuation relationship between the conventional latch 41 and the handle 45. The handle 45 is fixed to the base 20, and the assembly relationship between the latch 41 and the handle 45, the latch 41 and the handle 45 is rotated by the shaft 44a, so in the initial development, it is determined that the shaft 44a is used as the reference axis to form a lever ratio of L1: L2. However, after the actual socket is manufactured, the inspection result is determined to be that the movement of the shaft 44a occurs as shown in FIG. 5 and the lever ratio of L1: L2 is not realized. In order to achieve an ideal shank-to-rod ratio, the rotation axis of the shaft 44a is fixed at a certain point in time. At present, for other socket companies, most adopt this method to set the coverage to a higher state. According to the actual measurement results, if the pressure of the package must be 5kgf, the covering force must also be about 5kgf. In other words, the structure is completely unrealized.
圖7係將具有本發明之柄桿45的閂扣組件40分解圖示的斜視圖,閂扣組件40係具備有閂扣41,在前述閂扣41的左右側係以藉由軸44a進行回旋的方式固定有柄桿45,在前述閂扣41的前端部係形成有榫軸46,前述榫軸46係被插入在閂扣板47的孔洞,以前述閂扣板47可回旋的方式予以固定。在前述閂扣板47的兩端形成有止動 件48。前述止動件48係具有防止前述軸44a脫離的功能。 7 is a perspective view showing an exploded view of a latch assembly 40 having a handle 45 of the present invention. The latch assembly 40 is provided with a latch 41, which is pivoted by a shaft 44a on the left and right sides of the latch 41 The shank 45 is fixed in a manner such that a tenon shaft 46 is formed at the front end of the latch 41, and the tenon shaft 46 is inserted into the hole of the latch plate 47 to fix the latch plate 47 in a rotatable manner . Stops are formed on both ends of the aforementioned latch plate 47 Piece 48. The stopper 48 has a function of preventing the shaft 44a from coming off.
圖8及圖9係顯示本發明之柄桿45與閂扣41相結合來進行作動的狀態的圖,前述柄桿45係具有:柄桿突起部450、及凹陷部451。前述閂扣41係在其下端部形成有長孔部411。若為前述閂扣41的前述長孔部411,前述柄桿45在一定高度被固定在基底20,因此為了使半導體封裝體的高度位移發生,必須要有長孔部411。軸44b係以可遍及前述長孔部411的上端部與下端部移動的方式予以設置。 8 and 9 are diagrams showing a state in which the handle 45 and the latch 41 of the present invention are combined to operate. The handle 45 includes a handle protrusion 450 and a recess 451. The latch 41 is formed with a long hole 411 at its lower end. In the case of the long hole portion 411 of the latch 41, the handle 45 is fixed to the base 20 at a certain height. Therefore, in order to cause height displacement of the semiconductor package, the long hole portion 411 is required. The shaft 44b is provided so as to be movable across the upper and lower ends of the long hole 411.
構成為:在前述柄桿45係形成有突起部450及凹陷部451,在前述閂扣41的一端部形成有長孔部411,前述突起部450係與軸44b相接觸,沿著前述突起部450的外圍移動,軸44b在前述長孔部411內移動。 The handle 45 is formed with a protruding portion 450 and a recessed portion 451, an elongated hole portion 411 is formed at one end of the latch 41, the protruding portion 450 is in contact with the shaft 44b, and extends along the protruding portion The periphery of 450 moves, and the shaft 44b moves within the aforementioned long hole portion 411.
如圖8及圖9所示,若推壓護蓋30,柄桿45的突起部450一邊接觸軸44b,閂扣41一邊朝下方移動時,閂扣41的長孔部411中的軸44b的位置係在閂扣41完全打開時位於長孔部411的最下端,當中間程度關閉時,則位於長孔部411的中央,完全關閉時,則位於長孔部411的最上端。 As shown in FIGS. 8 and 9, when the cover 30 is pressed, the protrusion 450 of the lever 45 moves downward while contacting the shaft 44 b, and the shaft 44 b of the long hole 411 of the latch 41 moves The position is located at the lowermost end of the long hole portion 411 when the latch 41 is fully opened, and is located at the center of the long hole portion 411 when it is closed in the middle, and is located at the uppermost end of the long hole portion 411 when fully closed.
圖10至圖12係顯示具有本發明之柄桿45的閂扣組件40的作動狀態的圖,圖10係顯示推壓護蓋30,閂扣41被開放而呈直立的狀態者。可看到軸44b係位於長孔部411的最下端。圖11係顯示閂扣41在中間程度關閉的 狀態的圖,軸44b係位於長孔部411的中間。在圖12中,軸44b位於長孔部411的最上端。柄桿45與閂扣41的動作係在一定的高度,閂扣板47開始加壓半導體封裝體50的上面部,由該時點起,以柄桿45不會被推壓至後方的方式,軸44b推壓柄桿突起部450而發揮支持台的作用,實現正確的柄桿比。 10 to 12 are diagrams showing the operating state of the latch assembly 40 having the handle 45 of the present invention. FIG. 10 is a view showing the state in which the cover 41 is pushed and the latch 41 is opened to stand upright. It can be seen that the shaft 44b is located at the lowermost end of the long hole portion 411. Figure 11 shows the latch 41 closed in the middle In the state diagram, the shaft 44b is located in the middle of the long hole 411. In FIG. 12, the shaft 44 b is located at the uppermost end of the long hole 411. The movement of the handle 45 and the latch 41 is at a certain height, and the latch plate 47 starts to pressurize the upper surface of the semiconductor package 50. From this point on, the shaft 45 will not be pushed to the rear. 44b pushes the handle protrusion 450 to play the role of a supporting table, and achieves the correct handle-to-rod ratio.
圖13係以圖式顯示本發明之柄桿的柄桿比的圖,隨著護蓋30的上升,閂扣板47係在一定的時點加壓半導體封裝體50的上面部,此時,軸44b係與柄桿45的突起部450相抵接而開始防止柄桿45被推壓至後方的現象,半導體封裝體50係下降至一定水準,軸係與柄桿45的突起部450完全密接而防止柄桿45比其更為被推壓至後方的情形。在護蓋30上升結束的時點,形成為軸沿著閂扣41的長孔部411而移動至邊端的狀態,半導體封裝體50的上/下位移係達到最大。以此,以閂扣41及柄桿45的柄桿比,軸的位置並不改變,因此柄桿比的基準軸係成為軸44a,理論上成立L1:L2的柄桿比。藉由如上所示之過程,可發揮可降低插座的覆蓋力,且在半導體封裝體50提高加壓力的效果。 13 is a diagram showing the lever ratio of the lever of the present invention. As the cover 30 rises, the latch plate 47 presses the upper surface of the semiconductor package 50 at a certain point in time. At this time, the axis 44b is in contact with the protrusion 450 of the stem 45 to start preventing the stem 45 from being pushed back, the semiconductor package 50 is lowered to a certain level, and the shaft is completely in contact with the protrusion 450 of the stem 45 to prevent The lever 45 is pushed back more than this. At the end of the rise of the cover 30, the shaft is moved to the side along the long hole 411 of the latch 41, and the up / down displacement of the semiconductor package 50 is maximized. In this way, the position of the shaft does not change with the lever ratio of the latch 41 and the lever 45. Therefore, the reference shaft system of the lever ratio becomes the shaft 44a, and theoretically, the lever ratio of L1: L2 is established. Through the process shown above, it is possible to exert the effect of reducing the covering power of the socket and increasing the pressing force on the semiconductor package 50.
圖14係在本發明之閂扣板47另外形成有止動件48的實施形態的圖,將閂扣41與柄桿45組裝時,藉由軸44a來完成組裝,但是若為軸44a,若為了在裝配後防止脫離,若為既有的情形,係使用E-環或強制押入方法等,但是若為本實施形態之情形,係在閂扣板47的兩端 附加止動件48裝配後,防止軸脫離。若為E-環裝配,在製造工程上,會發生因工程追加所致之單價上升及伴隨軸的追加加工的零件費上升、E-環本身的費用等的追加,但是若為本實施形態之情形,可排除該所有情形,若為強制押入的情形,對於因閂扣裝配溝槽與軸44a的外徑等所致之條件非常敏感,若為軸44a的情形,為加工品,若為閂扣41的情形,為射出品,有會發生各種條件重疊而過於費力地嵌入而發生裂痕、或過於鬆緩而脫落等問題的措施,但是本實施形態之情形下,可一掃如上所述之虞慮。圖15係顯示習知技術之插座10的閂扣組件40的開放狀態的圖,顯示柄桿45與閂扣41呈直立的狀態,亦即開放狀態的圖。如圖所示,前述柄桿45與閂扣41係其中間部彎曲一定角度而形成。在前述插座10的護蓋30係形成有突出部301,該突出部301係形成為與前述柄桿45與閂扣41彎曲的角度為相一致的相同角度,且以柄桿45與閂扣41安抵的方式形成。如上所述,由於柄桿45與閂扣41與前述基底20的突出部301彎曲一定角度而形成,因此閂扣41與閂扣板47未被完全開放,因此所被開放的面積小,當半導體封裝體被垂直投入時,會發生裝載失誤。 14 is a diagram of an embodiment in which a stopper 48 is additionally formed on the latch plate 47 of the present invention. When the latch 41 and the handle 45 are assembled, the assembly is completed by the shaft 44a. However, if the shaft 44a is In order to prevent detachment after assembly, if it is an existing situation, an E-ring or a forced push method is used, but if it is the case of this embodiment, it is attached to both ends of the latch plate 47 After the additional stopper 48 is assembled, the shaft is prevented from coming off. If it is an E-ring assembly, in the manufacturing process, there will be an increase in the unit price due to the addition of the project, an increase in the cost of parts accompanying the additional processing of the shaft, the cost of the E-ring itself, etc., but if this is the embodiment The situation can be ruled out. If it is a forced push, it is very sensitive to the conditions caused by the latch mounting groove and the outer diameter of the shaft 44a. If it is the shaft 44a, it is a processed product. If it is a latch In the case of buckle 41, for injection products, there are measures for overlapping of various conditions, too difficult to insert and cause cracks, or too loose to fall off, etc., but in the case of this embodiment, the above mentioned risks can be swept away consider. FIG. 15 is a diagram showing the open state of the latch assembly 40 of the socket 10 of the prior art, showing the state where the handle 45 and the latch 41 are upright, that is, the open state. As shown in the figure, the handle 45 and the latch 41 are formed by bending their middle portions at a certain angle. The protective cover 30 of the socket 10 is formed with a protrusion 301 formed at the same angle as the angle at which the handle 45 and the latch 41 are bent, and the handle 45 and the latch 41 are formed The way of peace arrived. As described above, since the handle 45 and the latch 41 are formed by bending the protrusion 301 of the base 20 at a certain angle, the latch 41 and the latch plate 47 are not completely opened, so the area to be opened is small, when the semiconductor When the package is put vertically, a loading error may occur.
圖16係顯示本發明之閂扣41、柄桿45、及基底20形成為直線型的實施形態的圖。若為閂扣板47,打開時,打開量愈大,愈可充分確保用以防止當半導體封裝體投入(落下)在半導體封裝體裝載部時卡到閂扣板47的間隙,因此,適用閂扣41、柄桿45、及基底20為直線型 的實施形態。在本實施形態中,閂扣板47係以由垂直稍微朝後方傾倒的方式被開放,因此當被投入半導體封裝體50時,順利地導引,半導體封裝體50安全地載置於半導體封裝體裝載部60。構成為:為了將前述閂扣板47間的間隔維持地較窄,當前述閂扣41與前述柄桿45呈直立時,在前述護蓋30形成有可收容該等的收容部31,當前述閂扣板47打開時,閂扣41與柄桿45可直立,藉此將閂扣41的開放量最大化而防止半導體封裝體50裝載時的裝載失誤。 FIG. 16 is a diagram showing an embodiment in which the latch 41, the handle 45, and the base 20 of the present invention are formed in a linear shape. In the case of the latch plate 47, the larger the opening amount when opening, the more sufficient the gap for preventing the semiconductor package from being caught (dropped) in the mounting portion of the semiconductor package to the latch plate 47 can be ensured. Buckle 41, handle 45, and base 20 are linear Implementation form. In this embodiment, the latch plate 47 is opened so as to tilt slightly backward from the vertical, so when it is put into the semiconductor package 50, it is smoothly guided, and the semiconductor package 50 is safely placed on the semiconductor package Loader 60. In order to maintain a narrow interval between the latch plates 47, when the latch 41 and the handle 45 are upright, the accommodating portion 31 is formed in the protective cover 30, when the aforesaid When the latch plate 47 is opened, the latch 41 and the handle 45 can stand upright, thereby maximizing the opening amount of the latch 41 and preventing loading errors when loading the semiconductor package 50.
閂扣板47覆蓋半導體封裝體50的量愈大,愈可防止檢査時的半導體封裝體的翹曲(Warpage),因此以將閂扣板47相互間的間隔維持地較窄為宜。若為以往的情形,若閂扣板47相互間的間隔變窄,則護蓋打開時的閂扣開放量會同時變窄,因此會造成半導體封裝體50的裝載失誤的原因,但是圖16的實施形態係為解決此情形,為了將閂扣板47的打開量最大化而在半導體封裝體裝載時確保半導體封裝體50與閂扣板47之間充分的間隙,將閂扣41、柄桿45、及基底20適用屬於直線型的實施形態來解決如上所述之問題而改善裝載失誤。 The greater the amount of the latch plate 47 covering the semiconductor package 50, the more it is possible to prevent the warpage of the semiconductor package during inspection. Therefore, it is preferable to maintain the interval between the latch plates 47 narrow. In the conventional case, if the distance between the latch plates 47 is narrowed, the opening amount of the latch when the cover is opened will be narrowed at the same time, which may cause the loading error of the semiconductor package 50, but FIG. 16 In order to solve this situation, in order to maximize the opening amount of the latch plate 47, the semiconductor package 50 and the latch plate 47 are ensured with sufficient clearance when the semiconductor package is mounted, and the latch 41 and the handle 45 , And the base 20 is applied to a linear embodiment to solve the above problems and improve loading errors.
若將如前所述所製造之本發明之半導體封裝體檢査用插座、及同公司之既有檢査用插座、及其他公司的覆蓋力進行對照,獲得如下表所示結果。 By comparing the coverage of the semiconductor package inspection socket of the present invention manufactured as described above with the existing inspection socket of the same company and other companies, the results shown in the following table are obtained.
由表1可知,確認出以相同銷數,與其他公司相比,具有約1.3~1.6kgf的減少效果。被預測為適用銷數愈多,低減效果愈大者。目前被確認出即使為1100銷左右,亦可以5.5kgf進行收容。因此,若為目前元件製造公司所使用的裝備衝壓,基本上在推壓插座護蓋時,衝壓上限值一般為30kgf左右,因此亦可以既有的裝備適用在多銷的半導體封裝體。藉由如上所述之結果,提高製品的競爭力。 It can be seen from Table 1 that it is confirmed that with the same number of pins, it has a reduction effect of about 1.3 to 1.6 kgf compared with other companies. It is predicted that the more applicable sales, the greater the reduction effect. It has been confirmed that even if it is about 1100 pins, it can be contained at 5.5kgf. Therefore, if the equipment used by the current component manufacturing company is stamped, the upper limit of stamping is generally about 30kgf when pushing the socket cover, so the existing equipment can also be applied to multi-pin semiconductor packages. With the results described above, the competitiveness of products is improved.
以上說明的實施形態為其事例,若為本發明所屬技術領域具有通常知識者,可在未脫離本發明之本質特性的範圍內作多樣修正及變形。因此,本發明所揭示之實施形態係用以說明本發明之技術思想而非為限定者,並非為藉由如上所示之實施形態來限定本發明之技術思想的範圍者。本發明之保護範圍必須藉由申請專利範圍予以解釋,位於與其同等的範圍內的全部技術思想係必須被解釋為包含在本發明之權利範圍者。 The embodiments described above are examples, and those with ordinary knowledge in the technical field to which the present invention pertains can make various corrections and modifications without departing from the essential characteristics of the present invention. Therefore, the embodiments disclosed in the present invention are intended to explain the technical idea of the present invention and are not intended to limit the scope of the technical idea of the present invention by the above-described embodiments. The scope of protection of the present invention must be interpreted by the scope of patent application, and all technical ideas within its equivalent scope must be interpreted as being included in the scope of rights of the present invention.
41‧‧‧閂扣 41‧‧‧Latch
44a、44b、44c‧‧‧軸 44a, 44b, 44c ‧‧‧ axis
45‧‧‧柄桿 45‧‧‧handle
47‧‧‧閂扣板 47‧‧‧Latch plate
50‧‧‧半導體封裝體 50‧‧‧Semiconductor package
411‧‧‧長孔部 411‧‧‧Long hole
450‧‧‧突起部 450‧‧‧Protrusion
451‧‧‧凹陷部 451‧‧‧Depression
Claims (4)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020130103622A KR101432449B1 (en) | 2013-08-30 | 2013-08-30 | Socket device for testing a semiconductor device |
??10-2013-0103622 | 2013-08-30 |
Publications (2)
Publication Number | Publication Date |
---|---|
TW201524025A TW201524025A (en) | 2015-06-16 |
TWI613869B true TWI613869B (en) | 2018-02-01 |
Family
ID=51758766
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW103129882A TWI613869B (en) | 2013-08-30 | 2014-08-29 | Socket device for testing a semiconductor device |
Country Status (3)
Country | Link |
---|---|
JP (1) | JP6400984B2 (en) |
KR (1) | KR101432449B1 (en) |
TW (1) | TWI613869B (en) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101864859B1 (en) * | 2016-12-07 | 2018-06-05 | 주식회사 아이에스시 | Electrical test socket |
JP7233290B2 (en) | 2019-04-12 | 2023-03-06 | 株式会社エンプラス | Sockets for electrical components |
KR102477224B1 (en) * | 2020-09-23 | 2022-12-14 | 주식회사 아이에스시 | Test socket |
KR102550126B1 (en) * | 2021-09-16 | 2023-07-03 | 주식회사 티에프이 | Zig for testing latch open plate |
KR102646590B1 (en) * | 2022-04-05 | 2024-03-13 | 주식회사 아이에스시 | Fixing device for probe card |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5409392A (en) * | 1993-05-14 | 1995-04-25 | Wells Electronics, Inc. | Burn-in socket |
TW547798U (en) * | 2002-01-31 | 2003-08-11 | Wei-Fang Fan | Improved modular IC socket |
TW571467B (en) * | 2001-08-31 | 2004-01-11 | Enplas Corp | Socket for electronic component |
CN101919128B (en) * | 2007-12-04 | 2013-03-20 | 森萨塔科技公司 | Socket |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH11329643A (en) * | 1998-05-14 | 1999-11-30 | Wells Cti Kk | Ic socket |
KR100675343B1 (en) * | 2004-12-20 | 2007-01-29 | 황동원 | Socket for integrated circuit used in test and burn-in |
JP4786408B2 (en) * | 2006-05-18 | 2011-10-05 | 株式会社エンプラス | Socket for electrical parts |
JP4495200B2 (en) * | 2007-09-28 | 2010-06-30 | 山一電機株式会社 | Socket for semiconductor device |
JP5197297B2 (en) * | 2008-10-17 | 2013-05-15 | スリーエム イノベイティブ プロパティズ カンパニー | IC socket |
JP2011023164A (en) * | 2009-07-14 | 2011-02-03 | Yamaichi Electronics Co Ltd | Socket for semiconductor device |
KR101259264B1 (en) * | 2011-03-03 | 2013-04-29 | 센싸타테크놀러지스코리아 주식회사 | Test socket for semiconductor device with Pressing lever unit |
KR101245837B1 (en) | 2012-03-28 | 2013-03-20 | (주)마이크로컨텍솔루션 | Socket device for testing a ic package |
KR101266380B1 (en) * | 2012-07-13 | 2013-06-07 | (주)엘텍솔루션 | Pocket assembly for semiconductor having center aligning function and compatibility |
-
2013
- 2013-08-30 KR KR1020130103622A patent/KR101432449B1/en active IP Right Grant
-
2014
- 2014-08-28 JP JP2014173750A patent/JP6400984B2/en active Active
- 2014-08-29 TW TW103129882A patent/TWI613869B/en active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5409392A (en) * | 1993-05-14 | 1995-04-25 | Wells Electronics, Inc. | Burn-in socket |
TW571467B (en) * | 2001-08-31 | 2004-01-11 | Enplas Corp | Socket for electronic component |
TW547798U (en) * | 2002-01-31 | 2003-08-11 | Wei-Fang Fan | Improved modular IC socket |
CN101919128B (en) * | 2007-12-04 | 2013-03-20 | 森萨塔科技公司 | Socket |
Also Published As
Publication number | Publication date |
---|---|
TW201524025A (en) | 2015-06-16 |
KR101432449B1 (en) | 2014-09-29 |
JP6400984B2 (en) | 2018-10-03 |
JP2015050190A (en) | 2015-03-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8342872B2 (en) | Socket having two plates for holding contact pins and an urging member for urging the plates together | |
KR101585182B1 (en) | Socket device for testing an IC | |
KR101535229B1 (en) | universal test socket and semiconductor package testing apparatus using the same | |
TWI613869B (en) | Socket device for testing a semiconductor device | |
US7828575B2 (en) | Test and burn-in socket for integrated circuits (ICS) | |
JP3270716B2 (en) | Socket and mounting method of semiconductor device | |
JP2004103407A (en) | Socket for electrical component | |
TW560110B (en) | Burn-in test socket | |
JP2006294308A (en) | Socket for electrical component | |
JP2008300303A (en) | Socket for bga | |
TWI766753B (en) | Socket for inspection of semiconductor devices | |
JP2006127936A (en) | Socket for electric component | |
KR101350606B1 (en) | Insert assembly | |
US20130171855A1 (en) | Socket for electric parts | |
JP6400485B2 (en) | Socket for electrical parts | |
TWI708448B (en) | Socket for electrical parts | |
JP2000195631A (en) | Socket for electrical component | |
KR101345816B1 (en) | The socket for test of semiconductor package | |
JP2007059117A (en) | Socket for electric part | |
JP2001043947A (en) | Socket for electric component | |
US7407401B2 (en) | Socket for electrical parts | |
JP6372997B2 (en) | Socket for electrical parts | |
KR101345815B1 (en) | Latch construct and semiconductor package loading socket comprising the same | |
JP2011210415A (en) | Socket for electric component | |
JP4786414B2 (en) | Socket for electrical parts |