TWI607385B - Semiconductor memory card and its manufacturing method - Google Patents

Semiconductor memory card and its manufacturing method Download PDF

Info

Publication number
TWI607385B
TWI607385B TW105107392A TW105107392A TWI607385B TW I607385 B TWI607385 B TW I607385B TW 105107392 A TW105107392 A TW 105107392A TW 105107392 A TW105107392 A TW 105107392A TW I607385 B TWI607385 B TW I607385B
Authority
TW
Taiwan
Prior art keywords
semiconductor memory
memory device
cartridge
housing
shape
Prior art date
Application number
TW105107392A
Other languages
Chinese (zh)
Other versions
TW201705046A (en
Inventor
Taku Nishiyama
Keisuke Sato
Michio Ido
Original Assignee
Toshiba Memory Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Memory Corp filed Critical Toshiba Memory Corp
Publication of TW201705046A publication Critical patent/TW201705046A/en
Application granted granted Critical
Publication of TWI607385B publication Critical patent/TWI607385B/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48135Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48145Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H01L2224/48147Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked with an intermediate bond, e.g. continuous wire daisy chain

Description

半導體記憶卡及其製造方法 Semiconductor memory card and method of manufacturing same [相關申請案][Related application]

本申請享有以日本專利申請2015-52664號(申請日:2015年3月16日)為基礎申請之優先權。本申請藉由參照該基礎申請而包括基礎申請之全部內容。 The present application has priority on application based on Japanese Patent Application No. 2015-52664 (filing date: March 16, 2015). This application includes the entire contents of the basic application by reference to the basic application.

本發明之實施形態係關於一種半導體記憶卡及其製造方法。 Embodiments of the present invention relate to a semiconductor memory card and a method of fabricating the same.

於如NAND(反及)型快閃記憶體般內置有非揮發性半導體記憶體晶片之半導體記憶卡中,為實現高容量化、高速化、及製造成本降低等,而適用將1個封裝內密封有記憶體晶片或控制器晶片之SiP(System in Package,系統級封裝)結構之半導體記憶裝置收納於卡盒內之結構。SiP結構之半導體記憶裝置例如具有:配線基板,其具有外部端子;記憶體晶片及控制器晶片,其等係安裝於配線基板之與端子形成面為相反側之面;及密封樹脂層,其係將記憶體晶片及控制器晶片密封。 In a semiconductor memory card with a non-volatile semiconductor memory chip built in NAND (reverse) type flash memory, it is suitable for high-capacity, high-speed, and low manufacturing cost. A structure in which a semiconductor memory device having a SiP (System in Package) structure in which a memory chip or a controller chip is sealed is housed in a cartridge. The semiconductor memory device of the SiP structure includes, for example, a wiring board having an external terminal, a memory chip and a controller wafer mounted on a surface of the wiring substrate opposite to the terminal forming surface, and a sealing resin layer. The memory chip and the controller wafer are sealed.

對於收納於卡盒內之半導體記憶裝置而言,藉由半導體記憶卡之記憶容量之類之性能、或安裝於配線基板上之半導體晶片之大小等,而準備複數個裝置尺寸之半導體記憶裝置。若使用與半導體記憶裝置之大小或形狀不一致之卡盒,則於盒內產生半導體記憶裝置之晃動或偏移等。因此,存在準備包含具有與所收納之半導體記憶裝置一致之形狀之收容部之卡盒之情形。即,與所收納之半導體記憶裝置之 形狀一致地準備複數個種類之卡盒。為準備複數個種類之卡盒,而需要與各個卡盒對應之成形模具。此情況成為導致半導體記憶卡之製造成本或製造步驟數增大之要因。 The semiconductor memory device housed in the cartridge is prepared with a plurality of device size semiconductor memory devices by performance such as the memory capacity of the semiconductor memory card or the size of the semiconductor wafer mounted on the wiring substrate. If a cartridge that does not match the size or shape of the semiconductor memory device is used, the semiconductor memory device is shaken or shifted in the cartridge. Therefore, there is a case where a cartridge including a housing portion having a shape conforming to the accommodated semiconductor memory device is prepared. That is, with the semiconductor memory device that is housed A plurality of types of cartridges are prepared in a uniform shape. In order to prepare a plurality of types of cartridges, a forming die corresponding to each cartridge is required. This situation is a cause of an increase in the manufacturing cost or the number of manufacturing steps of the semiconductor memory card.

本發明之實施形態係提供一種可降低製造成本或製造步驟數之半導體記憶卡及其製造方法。 Embodiments of the present invention provide a semiconductor memory card capable of reducing manufacturing costs or manufacturing steps and a method of manufacturing the same.

實施形態之半導體記憶卡之製造方法具有如下步驟:將第1半導體記憶裝置或第2半導體記憶裝置一邊收納於設置於第1盒之第1收容部及設置於第2盒之第2收容部,一邊藉由第1盒與第2盒夾住;及將設置於第1盒之第1接合部與設置於第2盒之第2接合部接合。第1半導體記憶裝置具備外部端子。第2半導體記憶裝置具備外部端子,並且具有小於第1半導體記憶裝置之外形。第1盒係包含用以使第1及第2半導體記憶裝置之外部端子露出之開口部。第1收容部具有與第1半導體記憶裝置對應之形狀。第1接合部係設置於第1盒之外周緣部。第2收容部具有與第1半導體記憶裝置對應之形狀。第2接合部係設置於第2盒之外周緣部。第1收容部及第2收容部之至少其中一者更具有將第2半導體記憶裝置定位之支持部。 In the method of manufacturing a semiconductor memory card according to the embodiment, the first semiconductor memory device or the second semiconductor memory device is housed in a first housing portion provided in the first housing and a second housing portion disposed in the second housing. The first case is sandwiched between the first case and the second case, and the first joint portion provided in the first case is joined to the second joint portion provided in the second case. The first semiconductor memory device includes an external terminal. The second semiconductor memory device includes an external terminal and has an outer shape smaller than that of the first semiconductor memory device. The first case includes an opening for exposing the external terminals of the first and second semiconductor memory devices. The first housing portion has a shape corresponding to the first semiconductor memory device. The first joint portion is provided on the outer peripheral portion of the first case. The second housing portion has a shape corresponding to the first semiconductor memory device. The second joint portion is provided on the outer peripheral portion of the second cartridge. At least one of the first housing portion and the second housing portion further has a support portion for positioning the second semiconductor memory device.

1‧‧‧半導體記憶卡 1‧‧‧Semiconductor memory card

10、10A、10B、10C‧‧‧卡盒 10, 10A, 10B, 10C‧‧‧ card box

11、11A、11B、11C‧‧‧第1盒 11, 11A, 11B, 11C‧‧‧ first box

12、12A、12B、12C‧‧‧第2盒 12, 12A, 12B, 12C‧‧‧ second box

13‧‧‧切口部 13‧‧‧Incision Department

14‧‧‧開口部 14‧‧‧ openings

15、17‧‧‧熔接部 15, 17‧‧‧welding

16、18‧‧‧收容部 16, 18‧‧‧ Housing Department

19‧‧‧階差部 19‧‧ ‧ step department

20‧‧‧突起部 20‧‧‧Protruding

30‧‧‧半導體記憶裝置 30‧‧‧Semiconductor memory device

301、301B、301C‧‧‧第1半導體記憶裝置 301, 301B, 301C‧‧‧1st semiconductor memory device

302、302B、302C‧‧‧第2半導體記憶裝置 302, 302B, 302C‧‧‧2nd semiconductor memory device

31‧‧‧外部端子 31‧‧‧External terminals

32‧‧‧配線基板 32‧‧‧Wiring substrate

32a‧‧‧第1面 32a‧‧‧1st

32b‧‧‧第2面 32b‧‧‧2nd

33‧‧‧記憶體晶片 33‧‧‧ memory chip

34‧‧‧控制器晶片 34‧‧‧ Controller chip

35、38‧‧‧電極焊墊 35,38‧‧‧Electrical pads

36、39‧‧‧金屬線 36, 39‧‧‧metal wire

37、40‧‧‧連接焊墊 37, 40‧‧‧ Connection pads

41‧‧‧密封樹脂層 41‧‧‧ sealing resin layer

42‧‧‧凹部 42‧‧‧ recess

191‧‧‧第1階差部 191‧‧‧1st step difference

192‧‧‧第2階差部 192‧‧‧2nd order difference

S1‧‧‧第1外形邊 S1‧‧‧1st side

X‧‧‧直線 X‧‧‧ Straight line

Y1‧‧‧第1區域 Y1‧‧‧1st area

Y2‧‧‧第2區域 Y2‧‧‧2nd area

Z1‧‧‧與第1區域Y1對應之區域 Z1‧‧‧A region corresponding to the first area Y1

Z2‧‧‧與第2區域Y2對應之區域 Z2‧‧‧A region corresponding to the second region Y2

圖1(a)及(b)係表示實施形態之半導體記憶卡之圖。 1(a) and 1(b) are views showing a semiconductor memory card of an embodiment.

圖2係收納於圖1所示之半導體記憶卡中之第1半導體記憶裝置之俯視圖。 2 is a plan view of a first semiconductor memory device housed in the semiconductor memory card shown in FIG. 1.

圖3係圖2所示之第1半導體記憶裝置之仰視透視圖。 3 is a bottom perspective view of the first semiconductor memory device shown in FIG. 2.

圖4係收納於圖1所示之半導體記憶卡中之第2半導體記憶裝置之俯視圖。 4 is a plan view of a second semiconductor memory device housed in the semiconductor memory card shown in FIG. 1.

圖5係圖4所示之第2半導體記憶裝置之仰視透視圖。 Figure 5 is a bottom perspective view of the second semiconductor memory device shown in Figure 4.

圖6係沿著圖3及圖5之A-A線之剖視圖。 Figure 6 is a cross-sectional view taken along line A-A of Figures 3 and 5.

圖7係表示用於圖1所示之半導體記憶卡之卡盒之第1構成例之分解平面圖。 Fig. 7 is an exploded plan view showing a first configuration example of the cartridge for the semiconductor memory card shown in Fig. 1.

圖8係表示於圖7所示之卡盒之第1盒中收容有第1半導體記憶裝置之狀態之圖。 Fig. 8 is a view showing a state in which the first semiconductor memory device is housed in the first case of the cartridge shown in Fig. 7.

圖9係表示將第2盒接合於圖8所示之第1盒之狀態之圖。 Fig. 9 is a view showing a state in which the second cartridge is joined to the first cartridge shown in Fig. 8.

圖10係表示於圖7所示之卡盒之第1盒中收容有第2半導體記憶裝置之狀態之圖。 Fig. 10 is a view showing a state in which the second semiconductor memory device is housed in the first case of the cartridge shown in Fig. 7.

圖11係表示將第2盒接合於圖10所示之第1盒之狀態之圖。 Fig. 11 is a view showing a state in which the second cartridge is joined to the first cartridge shown in Fig. 10.

圖12係表示用於圖1所示之半導體記憶卡之卡盒之第2構成例之分解平面圖。 Fig. 12 is an exploded plan view showing a second configuration example of the cartridge for the semiconductor memory card shown in Fig. 1.

圖13係收容於圖12所示之卡盒中之第1半導體記憶裝置之俯視圖。 Fig. 13 is a plan view showing the first semiconductor memory device housed in the cartridge shown in Fig. 12;

圖14係收容於圖12所示之卡盒中之第2半導體記憶裝置之俯視圖。 Fig. 14 is a plan view showing a second semiconductor memory device housed in the cartridge shown in Fig. 12;

圖15係表示用於圖1所示之半導體記憶卡之卡盒之第3構成例之分解平面圖。 Fig. 15 is an exploded plan view showing a third configuration example of the cartridge for the semiconductor memory card shown in Fig. 1.

圖16係收容於圖15所示之卡盒中之第1半導體記憶裝置之俯視圖。 Fig. 16 is a plan view showing the first semiconductor memory device housed in the cartridge shown in Fig. 15;

圖17係收容於圖15所示之卡盒中之第2半導體記憶裝置之俯視圖。 Fig. 17 is a plan view showing the second semiconductor memory device housed in the cartridge shown in Fig. 15;

圖18係表示用於其他實施形態之半導體記憶卡之卡盒之第1盒之平面圖。 Fig. 18 is a plan view showing a first case for a cartridge of a semiconductor memory card according to another embodiment.

以下,對於實施形態之半導體記憶卡之製造方法進行說明。再者,於各實施形態中,存在對於實質上相同之構成部位標註同一符號,且將該說明省略一部分之情形。圖式係模式性者,且存在厚度與 平面尺寸之關係、及各部分之厚度比率等與現實情況不同之情形。說明中表示上下等方向之術語係於無特別明示之情形時,表示將下述半導體記憶卡之端子面設為上時之相對方向,從而存在與以重力加速度方向為基準之現實方向不同之情形。 Hereinafter, a method of manufacturing a semiconductor memory card according to an embodiment will be described. In the respective embodiments, the same components are denoted by the same reference numerals, and a part of the description is omitted. Schema is pattern, and there is thickness and The relationship between the plane size and the thickness ratio of each part is different from the actual situation. In the description, the term "upper and lower directions" is used when the terminal surface of the following semiconductor memory card is set to the upper direction, and there is a case where the direction is the same as the direction of the gravity acceleration. .

首先,對於適用實施形態之製造方法所製造之半導體記憶卡,參照圖1至圖6進行描述。圖1係表示實施形態之半導體記憶卡之圖,圖1(a)係半導體記憶卡之俯視圖,圖1(b)係半導體記憶卡之側視圖。圖1中所示之半導體記憶卡1係例如用作SDTM規格之記憶卡(SDTM卡),且具備上下一對之卡盒10、及收納於卡盒10內之半導體記憶裝置30(301、302)。 First, a semiconductor memory card manufactured by the manufacturing method of the embodiment will be described with reference to Figs. 1 to 6 . 1 is a view showing a semiconductor memory card according to an embodiment, wherein FIG. 1(a) is a plan view of a semiconductor memory card, and FIG. 1(b) is a side view of a semiconductor memory card. 1 shown in the view of the semiconductor memory card 1 lines such as SD TM specifications of memory cards (SD TM card), and includes a pair of upper and lower cartridge 10, and accommodated in the cartridge 10 within the semiconductor memory device 30 (301 , 302).

卡盒10具備成為上蓋之第1盒11、及成為下蓋之第2盒12。卡盒10具有當使第1盒11與第2盒12重合時,形成成為半導體記憶裝置30之收納部之空間之結構。配置於空間內之半導體記憶裝置30係藉由將第1盒11及第2盒12之外周緣部例如焊接而收納於卡盒10內。卡盒10具有表示半導體記憶卡1之前後或正面及背面之朝向之切口部13。將半導體記憶裝置30之上表面(端子形成面)覆蓋之第1盒11具有使半導體記憶裝置30之外部端子31露出之開口部14。卡盒10係例如由聚碳酸酯樹脂或ABS(Acrylonitrile Butadiene Styrene,丙烯腈-丁二烯-苯乙烯)樹脂等絕緣樹脂材料所形成。 The cartridge 10 includes a first case 11 as an upper cover and a second case 12 as a lower cover. The cartridge 10 has a structure in which a space serving as a housing portion of the semiconductor memory device 30 is formed when the first cartridge 11 and the second cartridge 12 are overlapped. The semiconductor memory device 30 disposed in the space is housed in the cartridge 10 by, for example, welding the outer peripheral portions of the first case 11 and the second case 12. The cartridge 10 has a notch portion 13 indicating the orientation of the front side or the front and back sides of the semiconductor memory card 1. The first case 11 that covers the upper surface (terminal forming surface) of the semiconductor memory device 30 has an opening portion 14 that exposes the external terminal 31 of the semiconductor memory device 30. The cartridge 10 is formed of, for example, a polycarbonate resin or an insulating resin material such as ABS (Acrylonitrile Butadiene Styrene) resin.

半導體記憶裝置30包含SiP結構之半導體裝置。但,半導體記憶裝置30並非限定於SiP結構,亦可將內含記憶體晶片或控制器晶片等之半導體封裝安裝於配線基板上。SiP結構之半導體記憶裝置30之構成將於以下詳細描述。圖2係自上表面(端子形成面)觀察收納於圖1所示之半導體記憶卡1中之第1半導體記憶裝置301所得之圖(俯視圖),圖3係自下表面(模製面)透視地觀察第1半導體記憶裝置301所得之透視圖(仰視透視圖)。圖4係收納於圖1所示之半導體記憶卡1中之第2半 導體記憶裝置302之俯視圖,圖5係圖4所示之第2半導體記憶裝置302之仰視透視圖。圖6係沿著圖4及圖5之A-A線之剖視圖。 The semiconductor memory device 30 includes a semiconductor device of a SiP structure. However, the semiconductor memory device 30 is not limited to the SiP structure, and a semiconductor package including a memory chip or a controller wafer may be mounted on the wiring substrate. The composition of the semiconductor memory device 30 of the SiP structure will be described in detail below. 2 is a view (top view) obtained by observing the first semiconductor memory device 301 housed in the semiconductor memory card 1 shown in FIG. 1 from the upper surface (terminal forming surface), and FIG. 3 is a perspective view from the lower surface (molding surface). A perspective view (a bottom perspective view) of the first semiconductor memory device 301 is observed. 4 is a second half of the semiconductor memory card 1 shown in FIG. A top view of the conductor memory device 302, and FIG. 5 is a bottom perspective view of the second semiconductor memory device 302 shown in FIG. Figure 6 is a cross-sectional view taken along line A-A of Figures 4 and 5.

圖2及圖3中所示之第1半導體記憶裝置301與圖4及圖5中所示之第2半導體記憶裝置302具有基本上相同之構成。惟,第2半導體記憶裝置302具有小於第1半導體記憶裝置301之外形。第1及第2半導體記憶裝置301、302分別具有兼作端子形成基板與晶片裝載基板之配線基板32。配線基板32具有作為端子形成面之第1面32a、及作為晶片裝載面之第2面32b。配線基板32係例如於樹脂基材之表面或內部設置有配線網之印刷配線板。於配線基板32之第1面32a,配置有外部端子31。外部端子31係以位於配線基板32之第1外形邊S1之附近之方式,沿著第1外形邊S1排列。 The first semiconductor memory device 301 shown in FIGS. 2 and 3 has substantially the same configuration as the second semiconductor memory device 302 shown in FIGS. 4 and 5. However, the second semiconductor memory device 302 has a smaller shape than the first semiconductor memory device 301. Each of the first and second semiconductor memory devices 301 and 302 has a wiring substrate 32 that also serves as a terminal forming substrate and a wafer mounting substrate. The wiring board 32 has a first surface 32a as a terminal forming surface and a second surface 32b as a wafer mounting surface. The wiring board 32 is, for example, a printed wiring board in which a wiring net is provided on the surface of the resin substrate or inside. The external terminal 31 is disposed on the first surface 32a of the wiring board 32. The external terminals 31 are arranged along the first outer side S1 so as to be located in the vicinity of the first outer side S1 of the wiring board 32.

於配線基板32之第2面32b,安裝有記憶體晶片33。圖2至圖6係表示將2個記憶體晶片33積層地裝載於配線基板32之第2面32b上之結構,但記憶體晶片33之裝載數或裝載結構不僅限於此。記憶體晶片33之裝載數既可為1個或3個以上,亦可根據記憶體晶片33之記憶容量或半導體記憶卡1之容量等而適當地設定。作為記憶體晶片33,可使用例如NAND型快閃記憶體之類之半導體記憶體晶片。於記憶體晶片33上,積層有控制器晶片34。控制器晶片34係自複數個記憶體晶片33選擇進行資料之寫入或讀出之晶片,且進行資料對於所選擇之記憶體晶片33之寫入、及記憶於所選擇之記憶體晶片33中之資料之讀出等。 The memory chip 33 is mounted on the second surface 32b of the wiring board 32. 2 to 6 show a configuration in which two memory chips 33 are stacked on the second surface 32b of the wiring board 32. However, the number of loads or the mounting structure of the memory chips 33 is not limited thereto. The number of the memory chips 33 to be loaded may be one or three or more, and may be appropriately set depending on the memory capacity of the memory chip 33 or the capacity of the semiconductor memory card 1. As the memory chip 33, a semiconductor memory wafer such as a NAND type flash memory can be used. A controller wafer 34 is laminated on the memory chip 33. The controller chip 34 selects a wafer from which data is written or read from a plurality of memory chips 33, and writes the data to the selected memory chip 33 and stores it in the selected memory chip 33. Reading of the data, etc.

於圖2至圖6中,2個記憶體晶片33具有矩形狀之同一形狀,且分別具備電極焊墊35。2個記憶體晶片33係分別以露出電極焊墊35之方式階梯狀地積層。2個記憶體晶片33之電極焊墊35係經由金屬線36依序地連接,進而經由金屬線36而與配線基板32之連接焊墊37電性連接。控制器晶片34具有電極焊墊38。控制器晶片34之電極焊墊38係經由金屬線39而與配線基板32之連接焊墊40電性連接。 In FIGS. 2 to 6, the two memory chips 33 have the same shape in a rectangular shape and each have an electrode pad 35. The two memory chips 33 are stacked in a stepped manner so as to expose the electrode pads 35. The electrode pads 35 of the two memory chips 33 are sequentially connected via the metal wires 36, and are electrically connected to the connection pads 37 of the wiring substrate 32 via the metal wires 36. The controller wafer 34 has electrode pads 38. The electrode pads 38 of the controller wafer 34 are electrically connected to the connection pads 40 of the wiring substrate 32 via the metal wires 39.

於裝載有記憶體晶片33或控制器晶片34之配線基板32之第2面32b,形成有使用環氧樹脂等熱固型樹脂之密封樹脂層41。密封樹脂層41係例如藉由模具成形而形成。記憶體晶片33或控制器晶片34係與金屬線36、39等一同地被密封樹脂層41一體地密封。藉由該等而構成SiP結構之半導體記憶裝置30(301、302)。如上所述,藉由將SiP結構之半導體記憶裝置30(301、302)收納於卡盒10中而構成半導體記憶卡1。 A sealing resin layer 41 using a thermosetting resin such as an epoxy resin is formed on the second surface 32b of the wiring substrate 32 on which the memory wafer 33 or the controller wafer 34 is mounted. The sealing resin layer 41 is formed, for example, by molding a mold. The memory chip 33 or the controller wafer 34 is integrally sealed with the sealing resin layer 41 together with the metal wires 36, 39 and the like. The semiconductor memory device 30 (301, 302) of the SiP structure is constructed by these. As described above, the semiconductor memory card 1 is constructed by accommodating the SiP structure semiconductor memory device 30 (301, 302) in the cartridge 10.

繼而,對上述半導體記憶卡1之製造步驟進行說明。首先,參照圖7至圖11,對使用卡盒10之第1構成例之半導體記憶卡1之製造步驟進行描述。圖7係第1構成例之卡盒10A之分解平面圖。圖7中所示之卡盒10A係用於收納圖2及圖3中所示之第1半導體記憶裝置301、或圖4及圖5中所示之第2半導體記憶裝置302。卡盒10A係包含上下一對之盒11A、12A。第1盒11A具有使外部端子31露出之開口部14。 Next, the manufacturing steps of the above-described semiconductor memory card 1 will be described. First, a manufacturing procedure of the semiconductor memory card 1 using the first configuration example of the cartridge 10 will be described with reference to Figs. 7 to 11 . Fig. 7 is an exploded plan view showing the cartridge 10A of the first configuration example. The cartridge 10A shown in Fig. 7 is for housing the first semiconductor memory device 301 shown in Figs. 2 and 3 or the second semiconductor memory device 302 shown in Figs. 4 and 5. The cartridge 10A includes a pair of upper and lower cartridges 11A, 12A. The first case 11A has an opening portion 14 that exposes the external terminal 31.

於第1盒11A之外周緣部,設置有第1熔接部15作為第1接合部。於第1熔接部15之內側,設置有收容半導體記憶裝置30(301、302)之第1收容部16。同樣地,於第2盒12A之外周緣部,設置有第2熔接部17作為第2接合部。於第2熔接部17之內側,設置有收容半導體記憶裝置30之第2收容部18。第1及第2收容部16、18之整體形狀係分別對應於第1半導體記憶裝置301。即,第1及第2收容部16、18分別具有與第1半導體記憶裝置301對應之凹部形狀。配置於收容部16、18內之第1半導體記憶裝置301係藉由具有凹部形狀之收容部16、18之內壁面而定位。 The first welded portion 15 is provided as the first joined portion at the outer peripheral portion of the first case 11A. A first housing portion 16 that houses the semiconductor memory device 30 (301, 302) is provided inside the first welding portion 15. Similarly, the second welded portion 17 is provided as the second joined portion at the outer peripheral portion of the second case 12A. A second housing portion 18 that houses the semiconductor memory device 30 is provided inside the second welding portion 17. The overall shape of the first and second housing portions 16 and 18 corresponds to the first semiconductor memory device 301, respectively. In other words, each of the first and second housing portions 16 and 18 has a concave shape corresponding to the first semiconductor memory device 301. The first semiconductor memory device 301 disposed in the accommodating portions 16 and 18 is positioned by the inner wall surface of the accommodating portions 16 and 18 having the concave shape.

於第1及第2收容部16、18內,進而設置有階差部19,作為於收容具有小於第1半導體記憶裝置301之外形之第2半導體記憶裝置302時,將第2半導體記憶裝置302定位之支持部。即,於第1及第2收容部16、18之兩側面,以其等之形狀成為朝向內側之階差形狀之方式設置 有階差部19。第1及第2收容部16、18係以由設置於兩側面之階差部19規定之直線X為分界,具有相較直線X為上方之第1區域(包括開口部14之區域)Y1、及相較直線X為下方之第2區域Y2。第1區域Y1係對應於第2半導體記憶裝置302之形狀。 In the first and second accommodating portions 16 and 18, a step portion 19 is further provided, and when the second semiconductor memory device 302 having a shape smaller than that of the first semiconductor memory device 301 is housed, the second semiconductor memory device 302 is provided. Positioning support. In other words, the two side faces of the first and second housing portions 16 and 18 are provided such that the shape thereof is a stepped shape toward the inner side. There is a step portion 19. The first and second accommodating portions 16 and 18 are defined by a straight line X defined by the step portion 19 provided on both side faces, and have a first region (a region including the opening portion 14) Y1 which is higher than the straight line X. And the second region Y2 below the straight line X. The first region Y1 corresponds to the shape of the second semiconductor memory device 302.

於將第1半導體記憶裝置301收納於上述卡盒10A,製作半導體記憶卡1之情形時,首先如圖8所示,於第1盒11之第1收容部16內配置第1半導體記憶裝置301。第1半導體記憶裝置301之兩側面以對應於第1收容部16之方式具有階差形狀。第1半導體記憶裝置301係以設置有階差之部分為分界,具有與收容部16、18之第1區域Y1對應之區域Z1、及與收容部16、18之第2區域Y2對應之區域Z2。第1半導體記憶裝置301之區域Z1具有與第2半導體記憶裝置302相同之形狀。第1半導體記憶裝置301之區域Z2具有橫向寬度小於區域Z1之形狀,以便於藉由階差部19將第2半導體記憶裝置302定位後,可將第1半導體記憶裝置301向收容部16、18內配置。 When the first semiconductor memory device 301 is housed in the cartridge 10A and the semiconductor memory card 1 is produced, first, as shown in FIG. 8, the first semiconductor memory device 301 is placed in the first housing portion 16 of the first cartridge 11. . Both side faces of the first semiconductor memory device 301 have a stepped shape so as to correspond to the first housing portion 16. The first semiconductor memory device 301 has a portion in which a step is provided as a boundary, and has a region Z1 corresponding to the first region Y1 of the accommodating portions 16 and 18 and a region Z2 corresponding to the second region Y2 of the accommodating portions 16 and 18. . The region Z1 of the first semiconductor memory device 301 has the same shape as the second semiconductor memory device 302. The region Z2 of the first semiconductor memory device 301 has a shape in which the lateral width is smaller than the region Z1, so that the first semiconductor memory device 301 can be positioned to the accommodating portions 16, 18 after the second semiconductor memory device 302 is positioned by the step portion 19. Internal configuration.

繼而,如圖9所示,於收容有第1半導體記憶裝置301之第1盒11A上配置第2盒72A。換言之,將第1半導體記憶裝置301一邊收容於收容部16、18內一邊藉由第1盒11A與第2盒12A夾住。此後,對於第1及第2盒11A、12A之熔接部15、17,藉由施加例如超音波振動進行熔融,使該等硬化,而將熔接部15、17一體地固定。藉由以此方式,將第1半導體記憶裝置301收納於卡盒10A內,而製作具備第1半導體記憶裝置301之半導體記憶卡1。 Then, as shown in FIG. 9, the second case 72A is placed on the first case 11A in which the first semiconductor memory device 301 is housed. In other words, the first semiconductor memory device 301 is sandwiched between the first case 11A and the second case 12A while being housed in the accommodating portions 16 and 18. Thereafter, the welded portions 15 and 17 of the first and second cases 11A and 12A are melted by applying, for example, ultrasonic vibration, and the portions are hardened to integrally fix the welded portions 15 and 17. In this manner, the first semiconductor memory device 301 is housed in the cartridge 10A, and the semiconductor memory card 1 including the first semiconductor memory device 301 is produced.

第1半導體記憶裝置301因其外形邊之一部分藉由收容部16、18之內壁面定位,因此,可抑制半導體記憶卡1內之第1半導體記憶裝置301產生晃動或偏移等。於藉由收容部16、18之內壁面將第1半導體記憶裝置301進行定位時,較佳為基於第1半導體記憶裝置301之經刀刃加工之外形邊進行定位。半導體記憶裝置301係於例如多片式之集合 基板之各裝置形成區域安裝記憶體晶片33或控制器晶片34,進而將各裝置形成區域一次地進行樹脂密封後,藉由將樹脂密封體相應於各裝置形成區域進行切斷而製成。 Since the first semiconductor memory device 301 is positioned by the inner wall surface of the accommodating portions 16 and 18 in one of the outer shape sides, it is possible to suppress the occurrence of rattling or shifting of the first semiconductor memory device 301 in the semiconductor memory card 1. When the first semiconductor memory device 301 is positioned by the inner wall surface of the accommodating portions 16 and 18, it is preferable to perform positioning based on the shape of the first semiconductor memory device 301 other than the blade processing. The semiconductor memory device 301 is tied to, for example, a multi-piece set The memory wafer 33 or the controller wafer 34 is mounted on each of the device forming regions of the substrate, and the device forming regions are resin-sealed once, and then the resin sealing body is cut in accordance with each device forming region.

樹脂密封體之切斷步驟具有如下步驟:將樹脂密封體刀刃加工成為與半導體記憶裝置301之外形近似之長方形;及將經刀刃加工之切斷體相應於半導體記憶裝置301之細部形狀進行雷射加工。經由上述切斷步驟製作而成之半導體記憶裝置301具有經刀刃加工而成之外形邊與經雷射加工而成之外形邊。基於刀刃加工而成之外形邊之裝置尺寸之公差為±60μm左右,相對於此,基於雷射加工而成之外形邊之裝置尺寸之公差為±100μm左右。因此,可藉由利用收容部16、18之內壁面將第1半導體記憶裝置301之經刀刃加工之外形邊進行定位,而更有效地抑制半導體記憶卡1內之第1半導體記憶裝置301產生晃動或偏移等。 The cutting step of the resin sealing body has the steps of: processing the resin sealing body blade into a rectangular shape similar to the outer shape of the semiconductor memory device 301; and performing laser processing on the blade-shaped cutting body corresponding to the shape of the semiconductor memory device 301 machining. The semiconductor memory device 301 manufactured through the above-described cutting step has an outer edge formed by a blade and a laser-shaped outer edge. The tolerance of the size of the device based on the edge of the blade is about ±60 μm. On the other hand, the tolerance of the device based on the laser-shaped outer edge is about ±100 μm. Therefore, it is possible to more effectively suppress the occurrence of shaking of the first semiconductor memory device 301 in the semiconductor memory card 1 by positioning the edge of the first semiconductor memory device 301 other than the blade edge by the inner wall surfaces of the housing portions 16 and 18. Or offset, etc.

於將第2半導體記憶裝置302收納於上述卡盒10A中而製作半導體記憶卡1之情形時,首先如圖10所示,於第1盒11之第1收容部16內配置第2半導體記憶裝置302。第2半導體記憶裝置302具有與收容部16、18之第1區域Y1對應之形狀。因此,收容於第1盒11內之第2半導體記憶裝置302係藉由收容部16、18內之階差部19來定位。繼而,如圖11所示,於收容第2半導體記憶裝置302之第1盒11A上配置第2盒12A。此後,藉由例如附加超音波振動而使第1及第2盒11A、12A之熔接部15、17熔融,進而硬化,藉此,將熔接部15、17一體地固定。 When the semiconductor memory card 1 is produced by accommodating the second semiconductor memory device 302 in the cartridge 10A, first, as shown in FIG. 10, the second semiconductor memory device is placed in the first housing portion 16 of the first cartridge 11. 302. The second semiconductor memory device 302 has a shape corresponding to the first region Y1 of the accommodating portions 16 and 18. Therefore, the second semiconductor memory device 302 housed in the first case 11 is positioned by the step portion 19 in the housing portions 16 and 18. Then, as shown in FIG. 11, the second case 12A is placed on the first case 11A in which the second semiconductor memory device 302 is housed. Thereafter, the welded portions 15 and 17 of the first and second cases 11A and 12A are melted and further cured by, for example, additional ultrasonic vibration, whereby the welded portions 15 and 17 are integrally fixed.

藉由將第2半導體記憶裝置302收納於卡盒10A內,而製作具備第2半導體記憶裝置302之半導體記憶卡1。第2半導體記憶裝置302因其外形邊之一部分藉由收容部16、18之內壁面及階差部19定位,因此,可抑制半導體記憶卡1內之第2半導體記憶裝置302產生晃動或偏移等。第2半導體記憶裝置301較佳為與第1半導體記憶裝置301同樣地, 基於經刀刃加工之外形邊進行定位。可利用以此方式,將外形小於卡盒10之形狀之第2半導體記憶裝置302良好地收納於與第1半導體記憶裝置301共通之卡盒10內。因此,可不僅抑制半導體記憶裝置30產生晃動或偏移等,而且降低半導體記憶卡1之製造成本或製造步驟數。 The semiconductor memory card 1 including the second semiconductor memory device 302 is produced by accommodating the second semiconductor memory device 302 in the cartridge 10A. Since the second semiconductor memory device 302 is positioned by the inner wall surface of the accommodating portions 16 and 18 and the step portion 19, part of the outer shape of the semiconductor memory device 302 can suppress the sway or shift of the second semiconductor memory device 302 in the semiconductor memory card 1. Wait. The second semiconductor memory device 301 is preferably the same as the first semiconductor memory device 301. Positioning based on the edge of the blade. In this manner, the second semiconductor memory device 302 having a shape smaller than that of the cartridge 10 can be favorably housed in the cartridge 10 common to the first semiconductor memory device 301. Therefore, it is possible to suppress not only the occurrence of shaking or shifting of the semiconductor memory device 30 but also the manufacturing cost or the number of manufacturing steps of the semiconductor memory card 1.

繼而,參照圖12至圖14,對使用卡盒10之第2構成例之半導體記憶卡1之製造步驟進行描述。圖12係第2構成例之卡盒10B之分解平面圖。圖12中所示之卡盒10B係用於收納圖13所示之第1半導體記憶裝置301B、或圖14所示之第2半導體記憶裝置302B。卡盒10B具有設置於盒11B、12B之收容部16、18中之一側面之階差部19。支持第2半導體記憶裝置302B之階差部19亦可設置於收容部16、18中之僅其中一者之側面。即便如此之階差部19,亦可抑制半導體記憶卡1內之第2半導體記憶裝置302B產生晃動或偏移等。 Next, a manufacturing procedure of the semiconductor memory card 1 using the second configuration example of the cartridge 10 will be described with reference to Figs. 12 to 14 . Fig. 12 is an exploded plan view showing the cartridge 10B of the second configuration example. The cartridge 10B shown in Fig. 12 is for housing the first semiconductor memory device 301B shown in Fig. 13 or the second semiconductor memory device 302B shown in Fig. 14. The cartridge 10B has a step portion 19 provided on one of the side faces of the housing portions 16 and 18 of the cartridges 11B and 12B. The step portion 19 supporting the second semiconductor memory device 302B may be provided on the side of only one of the housing portions 16, 18. Even in such a step portion 19, the second semiconductor memory device 302B in the semiconductor memory card 1 can be prevented from being shaken, shifted, or the like.

繼而,參照圖15至圖17,對使用卡盒10之第3構成例之半導體記憶卡1之製造步驟進行描述。圖15係第3構成例之卡盒10C之分解平面圖。圖15中所示之卡盒10C係用於收納圖16中所示之第1半導體記憶裝置301C、或圖17中所示之第2半導體記憶裝置302C。構成卡盒10C之第1及第2盒11C、12C具有自收容部16、18之兩側面突出之突起部20作為將第2半導體記憶裝置302定位之支持部。 Next, a manufacturing procedure of the semiconductor memory card 1 using the third configuration example of the cartridge 10 will be described with reference to Figs. 15 to 17 . Fig. 15 is an exploded plan view showing the cartridge 10C of the third configuration example. The cartridge 10C shown in Fig. 15 is for housing the first semiconductor memory device 301C shown in Fig. 16 or the second semiconductor memory device 302C shown in Fig. 17. The first and second cases 11C and 12C constituting the cartridge 10C have projections 20 projecting from both side faces of the accommodating portions 16 and 18 as support portions for positioning the second semiconductor memory device 302.

第2半導體記憶裝置302C因其外形邊之一部分藉由收容部16、18之內壁面及突起部20定位,故可抑制半導體記憶卡1內之第2半導體記憶裝置302C產生晃動或偏移等。另一方面,第1半導體記憶裝置301C具有以與突起部20對應之方式設置於其側面之凹部42。於將第1半導體記憶裝置301C收容於盒11C、12C內時,可藉由使突起部20嵌合於凹部42,而將第1半導體記憶裝置301C收納於與第2半導體記憶裝置302共通之卡盒10C內。於適用突起部20作為支持部之情形時,可將第1半導體記憶裝置301C之尺寸設為大於適用階差部19之情形。 The second semiconductor memory device 302C is positioned by the inner wall surface of the accommodating portions 16 and 18 and the protruding portion 20 by one of the outer shape sides, so that the second semiconductor memory device 302C in the semiconductor memory card 1 can be prevented from being shaken or shifted. On the other hand, the first semiconductor memory device 301C has a concave portion 42 provided on the side surface thereof so as to correspond to the protruding portion 20. When the first semiconductor memory device 301C is housed in the cartridges 11C and 12C, the first semiconductor memory device 301C can be housed in the card common to the second semiconductor memory device 302 by fitting the protruding portion 20 to the concave portion 42. Inside the box 10C. When the protruding portion 20 is used as the supporting portion, the size of the first semiconductor memory device 301C can be made larger than the applied step portion 19.

根據實施形態之製造方法,可使用第1半導體記憶裝置301、具有小於該第1半導體記憶裝置301之外形之第2半導體記憶裝置302、及共通之卡盒10,製作半導體記憶卡1。即便如此之情形時,亦可抑制半導體記憶卡1內之半導體記憶裝置30(301、302)產生晃動或偏移等。因此,可以低成本及低步驟數製作與複數個半導體記憶裝置30對應之高品質之半導體記憶卡1。再者,配置於卡盒10內之半導體記憶裝置30並非限定於2個、亦可為3個以上。 According to the manufacturing method of the embodiment, the semiconductor memory card 1 can be manufactured by using the first semiconductor memory device 301, the second semiconductor memory device 302 having a shape smaller than that of the first semiconductor memory device 301, and the common cartridge 10. Even in such a case, the semiconductor memory device 30 (301, 302) in the semiconductor memory card 1 can be suppressed from being shaken or shifted. Therefore, the high-quality semiconductor memory card 1 corresponding to the plurality of semiconductor memory devices 30 can be produced at low cost and at a low number of steps. Further, the semiconductor memory device 30 disposed in the cartridge 10 is not limited to two, and may be three or more.

圖18係表示其他實施形態之卡盒之第1盒11。圖18中所示之盒11之收容部16具有與第1半導體記憶裝置對應之形狀。於收容部16內,設置有支持具有小於第1半導體記憶裝置之外形之第2半導體記憶裝置之第1階差部191、及支持具有小於第2半導體記憶裝置之外形之第3半導體記憶裝置之第2階差部192。可藉由適用設置有複數個階差部191、192(或突起部)之收容部16、而提供與3個以上半導體記憶裝置30共通之卡盒。 Fig. 18 is a view showing a first cartridge 11 of a cartridge of another embodiment. The housing portion 16 of the cartridge 11 shown in Fig. 18 has a shape corresponding to the first semiconductor memory device. The first accommodating portion 191 supporting the second semiconductor memory device having a shape smaller than that of the first semiconductor memory device and the third semiconductor memory device having a shape smaller than the second semiconductor memory device are provided in the accommodating portion 16. The second step difference portion 192. A cartridge common to three or more semiconductor memory devices 30 can be provided by applying the housing portion 16 in which a plurality of step portions 191 and 192 (or protrusions) are provided.

再者,對本發明之若干個實施形態進行了說明,但該等實施形態係作為示例而提示者,且並非意圖限定發明之範圍。該等實施形態能夠以其他各種形態實施,且於不脫離發明主旨之範圍內,可進行各種省略、置換、變更。該等實施形態或其變化係包含於發明之範圍或主旨中,並且包含於請求項之範圍中記載之發明及其均等之範圍中。 In addition, the embodiments of the present invention have been described, but the embodiments are presented as examples and are not intended to limit the scope of the invention. The embodiments can be implemented in various other forms, and various omissions, substitutions and changes can be made without departing from the scope of the invention. These embodiments and variations thereof are included in the scope of the invention and the scope of the invention as set forth in the appended claims.

10A‧‧‧卡盒 10A‧‧‧卡盒

11A‧‧‧第1盒 11A‧‧‧1st box

12A‧‧‧第2盒 12A‧‧‧2nd box

14‧‧‧開口部 14‧‧‧ openings

15、17‧‧‧熔接部 15, 17‧‧‧welding

16、18‧‧‧收容部 16, 18‧‧‧ Housing Department

19‧‧‧階差部 19‧‧ ‧ step department

X‧‧‧直線 X‧‧‧ Straight line

Y1‧‧‧第1區域 Y1‧‧‧1st area

Y2‧‧‧第2區域 Y2‧‧‧2nd area

Claims (7)

一種半導體記憶卡之製造方法,其特徵在於具有如下步驟:將第1半導體記憶裝置或第2半導體記憶裝置一邊收納於設置於第1盒之第1收容部及設置於第2盒之第2收容部,一邊藉由上述第1盒與上述第2盒予以夾住;及將設置於上述第1盒之第1接合部與設置於上述第2盒之第2接合部接合;上述第1半導體記憶裝置具備外部端子;上述第2半導體記憶裝置具備外部端子,並且具有小於上述第1半導體記憶裝置之外形,上述第1盒包含用以使上述第1及第2半導體記憶裝置之上述外部端子露出之開口部,上述第1收容部具有與上述第1半導體記憶裝置對應之形狀,上述第1接合部係設置於上述第1盒之外周緣部,上述第2收容部具有與上述第1半導體記憶裝置對應之形狀,上述第2接合部係設置於上述第2盒之外周緣部,上述第1收容部及上述第2收容部之至少其中一者更具有將上述第2半導體記憶裝置定位之支持部。 A method of manufacturing a semiconductor memory card, comprising: storing a first semiconductor memory device or a second semiconductor memory device in a first housing portion provided in a first cartridge and a second housing portion disposed in a second cartridge And sandwiching the first box and the second box; and joining the first joint portion provided in the first box to the second joint portion provided in the second box; the first semiconductor memory The device includes an external terminal; the second semiconductor memory device includes an external terminal and has an outer shape smaller than the first semiconductor memory device, and the first case includes the external terminal for exposing the first and second semiconductor memory devices In the opening, the first housing portion has a shape corresponding to the first semiconductor memory device, and the first bonding portion is provided on an outer peripheral edge portion of the first cartridge, and the second housing portion has a first semiconductor memory device In the corresponding shape, the second joint portion is provided on the outer peripheral edge portion of the second cartridge, and at least one of the first storage portion and the second storage portion has the above-described A support portion for positioning the second semiconductor memory device. 如請求項1之半導體記憶卡之製造方法,其中上述第1及第2半導體記憶裝置分別具備:配線基板,其具有上述外部端子;記憶體晶片及控制器晶片,其等係裝載於上述配線基板上;連接構件,其係將上述配線基板與上述記憶體晶片及上述控制器晶片電性連接;及密封樹脂層,其係以將上述記憶體晶片及上述控制器晶片密封之方式形成於上述配線基板上。 The method of manufacturing a semiconductor memory card according to claim 1, wherein each of the first and second semiconductor memory devices includes a wiring board including the external terminal, a memory chip and a controller chip, and the like. And a connection member electrically connecting the wiring substrate to the memory chip and the controller chip; and a sealing resin layer formed on the wiring by sealing the memory chip and the controller wafer On the substrate. 如請求項1或2之半導體記憶卡之製造方法,其中上述支持部具 有以將上述第1及第2收容部之至少其中一者之側面形狀設為階差形狀之方式設置之階差部,上述第1及第2收容部係以上述階差部為分界,具有包含上述開口部之第1區域與第2區域,上述第1半導體記憶裝置具有與上述階差部對應之階差形狀,上述第2半導體記憶裝置具有與上述第1區域對應之形狀。 A method of manufacturing a semiconductor memory card according to claim 1 or 2, wherein said support member a step portion provided to have a side surface shape of at least one of the first and second housing portions as a stepped shape, wherein the first and second housing portions are defined by the step portion. The first semiconductor memory device includes a first region and a second region, and the first semiconductor memory device has a stepped shape corresponding to the stepped portion, and the second semiconductor memory device has a shape corresponding to the first region. 如請求項1或2之半導體記憶卡之製造方法,其中上述支持部具有自上述第1及第2收容部之至少其中一者之側面突出之突起部,上述第1及第2收容部係以上述突起部為分界,具有包含上述開口部之第1區域與第2區域,上述第1半導體記憶裝置具有與上述突起部對應之凹部,上述第2半導體記憶裝置具有與上述第1區域對應之形狀。 The method of manufacturing a semiconductor memory card according to claim 1 or 2, wherein the support portion has a protruding portion that protrudes from a side surface of at least one of the first and second housing portions, and the first and second housing portions are The protrusion is a boundary and has a first region and a second region including the opening, the first semiconductor memory device has a recess corresponding to the protrusion, and the second semiconductor memory device has a shape corresponding to the first region . 如請求項1或2之半導體記憶卡之製造方法,其中上述第1及第2半導體記憶裝置具有經刀刃加工之外形邊,且上述第1及第2半導體記憶裝置係藉由上述外形邊而於上述第1及第2收容部內定位。 The method of manufacturing a semiconductor memory card according to claim 1 or 2, wherein said first and second semiconductor memory devices have a shape other than a blade edge, and said first and second semiconductor memory devices are formed by said outer shape Positioning in the first and second housing portions. 一種半導體記憶卡,其特徵在於:該半導體記憶卡具備第1盒,其具有第1收容部與第1接合部;第2盒,其具有第2收容部與第2接合部,且上述第2接合部係與第1接合部接合;及第1半導體記憶裝置或第2半導體記憶裝置,其等係收容於由上述第1收容部及上述第2收容部所形成之空間;上述第1盒包含開口部,上述第1收容部及上述第2收容部之至少其中一者具有將上述第2半導體記憶裝置定位之支持部, 上述第1半導體記憶裝置具備自上述開口部露出之外部端子,並且具有與上述第1收容部及上述第2收容部對應之外形,上述第2半導體記憶裝置具備自上述開口部露出之外部端子,並且具有小於上述第1半導體記憶裝置之外形,且藉由上述支持部支持。 A semiconductor memory card comprising: a first cartridge having a first housing portion and a first joint portion; and a second cartridge having a second housing portion and a second joint portion, and the second cartridge The joint portion is joined to the first joint portion; and the first semiconductor memory device or the second semiconductor memory device is housed in a space formed by the first storage portion and the second storage portion; the first cartridge includes At least one of the first accommodating portion and the second accommodating portion has a support portion for positioning the second semiconductor memory device, The first semiconductor memory device includes an external terminal exposed from the opening, and has a shape corresponding to the first housing portion and the second housing portion, and the second semiconductor memory device includes an external terminal exposed from the opening. Further, it has a shape smaller than that of the first semiconductor memory device, and is supported by the support unit. 如請求項6之半導體記憶卡,其中上述支持部具有自上述第1及第2收容部之至少其中一者之側面突出之突起部,上述第1及第2收容部係以上述突起部為分界,具有包含上述開口部之第1區域與第2區域,上述第1半導體記憶裝置具有與上述突起部對應之凹部,上述第2半導體記憶裝置具有與上述第1區域對應之形狀。 The semiconductor memory card of claim 6, wherein the support portion has a protrusion protruding from a side surface of at least one of the first and second housing portions, and the first and second housing portions are demarcated by the protrusion portion The first semiconductor memory device includes a first region and a second region including the opening, and the first semiconductor memory device has a concave portion corresponding to the protruding portion, and the second semiconductor memory device has a shape corresponding to the first region.
TW105107392A 2015-03-16 2016-03-10 Semiconductor memory card and its manufacturing method TWI607385B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2015052664A JP6253607B2 (en) 2015-03-16 2015-03-16 Manufacturing method of semiconductor memory card

Publications (2)

Publication Number Publication Date
TW201705046A TW201705046A (en) 2017-02-01
TWI607385B true TWI607385B (en) 2017-12-01

Family

ID=57008886

Family Applications (1)

Application Number Title Priority Date Filing Date
TW105107392A TWI607385B (en) 2015-03-16 2016-03-10 Semiconductor memory card and its manufacturing method

Country Status (3)

Country Link
JP (1) JP6253607B2 (en)
CN (1) CN105989404B (en)
TW (1) TWI607385B (en)

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6945465B2 (en) * 2000-01-25 2005-09-20 Hitachi, Ltd. Integrated circuit card having staggered sequences of connector terminals
TW200924159A (en) * 2007-11-27 2009-06-01 Siliconware Precision Industries Co Ltd Multiple chips stack structure and method for fabricating the same
US7616447B2 (en) * 2004-06-18 2009-11-10 Panasonic Corporation IC card
TW200947314A (en) * 2007-12-26 2009-11-16 Toshiba Kk Semiconductor memory card
CN101620687A (en) * 2004-04-26 2010-01-06 株式会社瑞萨科技 Memory card
TWM381129U (en) * 2010-01-15 2010-05-21 Phison Electronics Corp Memory card
CN201662824U (en) * 2010-03-08 2010-12-01 群丰科技股份有限公司 Multi-interface memory card and read-write device and system thereof
TW201507100A (en) * 2008-02-08 2015-02-16 Renesas Electronics Corp Semiconductor device

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0611570Y2 (en) * 1989-02-28 1994-03-23 富士通テン株式会社 Equipment housing
JP2634284B2 (en) * 1990-03-26 1997-07-23 三菱電機株式会社 Semiconductor device card frame, semiconductor device card using the same, and method of manufacturing the same
JPH0578588U (en) * 1992-03-31 1993-10-26 株式会社田村電機製作所 IC card
JPH09202077A (en) * 1996-01-30 1997-08-05 Sanyo Electric Co Ltd Ic memory card and manufacture thereof
JP2000305662A (en) * 1999-04-23 2000-11-02 Jst Mfg Co Ltd Adapter for card connection
JP2001175834A (en) * 1999-12-17 2001-06-29 Toshiba Corp Card type electronic equipment and its manufacturing method
JP2002166987A (en) * 2000-11-28 2002-06-11 Sony Corp Memory card storage case, and storage case
JP4094394B2 (en) * 2002-09-30 2008-06-04 株式会社ルネサステクノロジ IC card and manufacturing method thereof
JP2004133853A (en) * 2002-10-15 2004-04-30 Tdk Corp Pc card storage case
JP4641159B2 (en) * 2004-08-19 2011-03-02 大日本印刷株式会社 IC card for UIM
EP2128190B1 (en) * 2007-02-19 2016-11-02 Asahi Glass Company, Limited Carrier film for use in fuel cell production process, and method for production thereof
KR20090101620A (en) * 2008-03-24 2009-09-29 주식회사 엘지화학 Polarizer intergally containing view angle compensating film and in plane switching liquid crystal display
JP2012053555A (en) * 2010-08-31 2012-03-15 Toshiba Corp Semiconductor memory card and manufacturing method thereof
JP5423700B2 (en) * 2011-02-14 2014-02-19 住友電装株式会社 Case for electronic unit and method for manufacturing electronic unit
CN202067301U (en) * 2011-04-22 2011-12-07 新东亚微电子股份有限公司 Packaging structure of double-substrate type memory card
KR101406221B1 (en) * 2011-09-09 2014-06-13 동우 화인켐 주식회사 Integrated touch polarizing plate and liquid crystal display device integrating the same
WO2013111990A1 (en) * 2012-01-27 2013-08-01 제일모직 주식회사 Laminate for window sheet, window sheet comprising same and display device comprising same

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6945465B2 (en) * 2000-01-25 2005-09-20 Hitachi, Ltd. Integrated circuit card having staggered sequences of connector terminals
CN101620687A (en) * 2004-04-26 2010-01-06 株式会社瑞萨科技 Memory card
US7616447B2 (en) * 2004-06-18 2009-11-10 Panasonic Corporation IC card
TW200924159A (en) * 2007-11-27 2009-06-01 Siliconware Precision Industries Co Ltd Multiple chips stack structure and method for fabricating the same
TW200947314A (en) * 2007-12-26 2009-11-16 Toshiba Kk Semiconductor memory card
TW201507100A (en) * 2008-02-08 2015-02-16 Renesas Electronics Corp Semiconductor device
TWM381129U (en) * 2010-01-15 2010-05-21 Phison Electronics Corp Memory card
CN201662824U (en) * 2010-03-08 2010-12-01 群丰科技股份有限公司 Multi-interface memory card and read-write device and system thereof

Also Published As

Publication number Publication date
JP6253607B2 (en) 2017-12-27
JP2016173684A (en) 2016-09-29
CN105989404B (en) 2019-07-12
TW201705046A (en) 2017-02-01
CN105989404A (en) 2016-10-05

Similar Documents

Publication Publication Date Title
JP4776675B2 (en) Semiconductor memory card
JP6607887B2 (en) Semiconductor device
US7732908B2 (en) Semiconductor device and semiconductor memory device
US8581372B2 (en) Semiconductor storage device and a method of manufacturing the semiconductor storage device
JP5211364B2 (en) Semiconductor device
US8395268B2 (en) Semiconductor memory device
JP2009205613A (en) Semiconductor memory apparatus
TWI710100B (en) Reduced-height memory system and method for fabricating dynamic random access memory module
US20080073779A1 (en) Stacked semiconductor package and method of manufacturing the same
TWI529918B (en) Semiconductor memory card
US10958055B2 (en) Circuit assembly and electrical junction box
TWI607385B (en) Semiconductor memory card and its manufacturing method
JP4918391B2 (en) Semiconductor device
JP4435756B2 (en) Semiconductor device
KR101121483B1 (en) Stack-type semiconductor package and stacking method therefor
JP5184951B2 (en) Semiconductor package
JP2008146375A (en) Manufacturing method for semiconductor memory card
JP2015103782A (en) Semiconductor device
JP2015082528A (en) Method for manufacturing electronic device
KR20110016027A (en) Semiconductor package
JP2010212605A (en) Semiconductor device and method of manufacturing the same
JPH02271655A (en) Semiconductor device and module
CN104409448A (en) Semiconductor package and manufacture method thereof