TWI520288B - 半導體結構及其封裝構造 - Google Patents
半導體結構及其封裝構造 Download PDFInfo
- Publication number
- TWI520288B TWI520288B TW100135984A TW100135984A TWI520288B TW I520288 B TWI520288 B TW I520288B TW 100135984 A TW100135984 A TW 100135984A TW 100135984 A TW100135984 A TW 100135984A TW I520288 B TWI520288 B TW I520288B
- Authority
- TW
- Taiwan
- Prior art keywords
- barrier layer
- organic barrier
- copper
- semiconductor package
- layer
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
- H01L2924/15787—Ceramics, e.g. crystalline carbides, nitrides or oxides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
- H01L2924/15788—Glasses, e.g. amorphous oxides, nitrides or fluorides
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Wire Bonding (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW100135984A TWI520288B (zh) | 2011-10-04 | 2011-10-04 | 半導體結構及其封裝構造 |
JP2012138131A JP2013080899A (ja) | 2011-10-04 | 2012-06-19 | 半導体装置及びそれを利用した半導体パッケージ |
KR1020120083793A KR101350289B1 (ko) | 2011-10-04 | 2012-07-31 | 반도체 구조 및 반도체 패키지 구조 |
SG2012069571A SG189617A1 (en) | 2011-10-04 | 2012-09-19 | Package structure and semiconductor structure thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW100135984A TWI520288B (zh) | 2011-10-04 | 2011-10-04 | 半導體結構及其封裝構造 |
Publications (2)
Publication Number | Publication Date |
---|---|
TW201316470A TW201316470A (zh) | 2013-04-16 |
TWI520288B true TWI520288B (zh) | 2016-02-01 |
Family
ID=48437946
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW100135984A TWI520288B (zh) | 2011-10-04 | 2011-10-04 | 半導體結構及其封裝構造 |
Country Status (4)
Country | Link |
---|---|
JP (1) | JP2013080899A (ko) |
KR (1) | KR101350289B1 (ko) |
SG (1) | SG189617A1 (ko) |
TW (1) | TWI520288B (ko) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI467757B (zh) * | 2013-08-02 | 2015-01-01 | Chipbond Technology Corp | 半導體結構 |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6084855A (ja) * | 1983-10-17 | 1985-05-14 | Hitachi Ltd | 半導体装置 |
JPH06151502A (ja) * | 1992-11-06 | 1994-05-31 | Seiko Instr Inc | 半導体素子のフリップチップ実装方法 |
KR100196291B1 (ko) * | 1996-10-05 | 1999-06-15 | 윤종용 | 요철 형상의 범프 구조를 이용한 반도체 칩과 기판 간의 접속 구조 |
JP3070514B2 (ja) * | 1997-04-28 | 2000-07-31 | 日本電気株式会社 | 突起電極を有する半導体装置、半導体装置の実装方法およびその実装構造 |
JP4663165B2 (ja) * | 2001-06-27 | 2011-03-30 | ルネサスエレクトロニクス株式会社 | 半導体装置およびその製造方法 |
MY134318A (en) * | 2003-04-02 | 2007-12-31 | Freescale Semiconductor Inc | Integrated circuit die having a copper contact and method therefor |
JP4444022B2 (ja) * | 2004-06-30 | 2010-03-31 | 富士通マイクロエレクトロニクス株式会社 | 半導体装置の製造方法 |
KR20100006104A (ko) * | 2008-07-08 | 2010-01-18 | 삼성전자주식회사 | 반도체 패키지 |
JP5324322B2 (ja) * | 2009-06-02 | 2013-10-23 | 住友電気工業株式会社 | 接続方法、接続構造および電子機器 |
-
2011
- 2011-10-04 TW TW100135984A patent/TWI520288B/zh active
-
2012
- 2012-06-19 JP JP2012138131A patent/JP2013080899A/ja active Pending
- 2012-07-31 KR KR1020120083793A patent/KR101350289B1/ko active IP Right Grant
- 2012-09-19 SG SG2012069571A patent/SG189617A1/en unknown
Also Published As
Publication number | Publication date |
---|---|
TW201316470A (zh) | 2013-04-16 |
SG189617A1 (en) | 2013-05-31 |
JP2013080899A (ja) | 2013-05-02 |
KR20130036701A (ko) | 2013-04-12 |
KR101350289B1 (ko) | 2014-01-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN206210789U (zh) | 具有电磁干扰遮蔽的半导体装置 | |
US8581239B2 (en) | Package structure and semiconductor structure thereof | |
US9210808B2 (en) | Wiring substrate and method of manufacturing the same | |
JP2009194144A5 (ko) | ||
US20130008705A1 (en) | Coreless package substrate and fabrication method thereof | |
EP2551904A1 (en) | Semiconductor device, semiconductor module structure configured by vertically stacking semiconductor devices, and manufacturing method thereof | |
TWI456714B (zh) | 半導體裝置及半導體裝置之製造方法 | |
US20120049366A1 (en) | Package structure having through-silicon-via (tsv) chip embedded therein and fabrication method thereof | |
US8698303B2 (en) | Substrate for mounting semiconductor, semiconductor device and method for manufacturing semiconductor device | |
TW200919687A (en) | Methods and apparatus for EMI shielding in multi-chip modules | |
TWI582861B (zh) | 嵌埋元件之封裝結構及其製法 | |
US20150200169A1 (en) | Semiconductor package and fabrication method thereof | |
JP2012079725A5 (ko) | ||
TWI567888B (zh) | 封裝結構及其製法 | |
CN107622953B (zh) | 封装堆迭结构的制法 | |
JP2009129982A5 (ko) | ||
TWI520288B (zh) | 半導體結構及其封裝構造 | |
US20130252374A1 (en) | Semiconductor packaging method and structure thereof | |
TWI546931B (zh) | 半導體器件的製作方法 | |
US20140201992A1 (en) | Circuit board structure having embedded electronic element and fabrication method thereof | |
TWI576979B (zh) | 封裝基板及其製造方法 | |
KR102207273B1 (ko) | 패키지 기판 | |
JP3178119U (ja) | 半導体装置及びそれを利用した半導体パッケージ | |
JP2012004506A5 (ko) | ||
US8384216B2 (en) | Package structure and manufacturing method thereof |